SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Channel 4 timeout pre-load value to check if one block of patterns are compressed with a given time.
Return to Summary Table
Instance Name | Physical Address |
---|---|
MCRC0 | 3500 0110h |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED1 | |||||||
R | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CRC_BCTOPLD4 | |||||||
R/W | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
CRC_BCTOPLD4 | |||||||
R/W | |||||||
0h | |||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CRC_BCTOPLD4 | |||||||
R/W | |||||||
0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:24 | RESERVED1 | R | 0h | |
23:0 | CRC_BCTOPLD4 | R/W | 0h | Channel 4 Block Complete Timeout Counter Preload Regis- ter. This register contains the number of clock cycles within which the CRC for an entire block needs to complete before a timeout interrupt is generated. |