SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Trip Zone OST Clear Register.
Return to Summary Table
Instance Name | Physical Address |
---|---|
EPWM0_G0 | 5000 0132h |
EPWM0_G1 | 5004 0132h |
EPWM0_G2 | 5008 0132h |
EPWM0_G3 | 500C 0132h |
EPWM1_G0 | 5000 1132h |
EPWM1_G1 | 5004 1132h |
EPWM1_G2 | 5008 1132h |
EPWM1_G3 | 500C 1132h |
EPWM2_G0 | 5000 2132h |
EPWM2_G1 | 5004 2132h |
EPWM2_G2 | 5008 2132h |
EPWM2_G3 | 500C 2132h |
EPWM3_G0 | 5000 3132h |
EPWM3_G1 | 5004 3132h |
EPWM3_G2 | 5008 3132h |
EPWM3_G3 | 500C 3132h |
EPWM4_G0 | 5000 4132h |
EPWM4_G1 | 5004 4132h |
EPWM4_G2 | 5008 4132h |
EPWM4_G3 | 500C 4132h |
EPWM5_G0 | 5000 5132h |
EPWM5_G1 | 5004 5132h |
EPWM5_G2 | 5008 5132h |
EPWM5_G3 | 500C 5132h |
EPWM6_G0 | 5000 6132h |
EPWM6_G1 | 5004 6132h |
EPWM6_G2 | 5008 6132h |
EPWM6_G3 | 500C 6132h |
EPWM7_G0 | 5000 7132h |
EPWM7_G1 | 5004 7132h |
EPWM7_G2 | 5008 7132h |
EPWM7_G3 | 500C 7132h |
EPWM8_G0 | 5000 8132h |
EPWM8_G1 | 5004 8132h |
EPWM8_G2 | 5008 8132h |
EPWM8_G3 | 500C 8132h |
EPWM9_G0 | 5000 9132h |
EPWM9_G1 | 5004 9132h |
EPWM9_G2 | 5008 9132h |
EPWM9_G3 | 500C 9132h |
EPWM10_G0 | 5000 A132h |
EPWM10_G1 | 5004 A132h |
EPWM10_G2 | 5008 A132h |
EPWM10_G3 | 500C A132h |
EPWM11_G0 | 5000 B132h |
EPWM11_G1 | 5004 B132h |
EPWM11_G2 | 5008 B132h |
EPWM11_G3 | 500C B132h |
EPWM12_G0 | 5000 C132h |
EPWM12_G1 | 5004 C132h |
EPWM12_G2 | 5008 C132h |
EPWM12_G3 | 500C C132h |
EPWM13_G0 | 5000 D132h |
EPWM13_G1 | 5004 D132h |
EPWM13_G2 | 5008 D132h |
EPWM13_G3 | 500C D132h |
EPWM14_G0 | 5000 E132h |
EPWM14_G1 | 5004 E132h |
EPWM14_G2 | 5008 E132h |
EPWM14_G3 | 500C E132h |
EPWM15_G0 | 5000 F132h |
EPWM15_G1 | 5004 F132h |
EPWM15_G2 | 5008 F132h |
EPWM15_G3 | 500C F132h |
EPWM16_G0 | 5001 0132h |
EPWM16_G1 | 5005 0132h |
EPWM16_G2 | 5009 0132h |
EPWM16_G3 | 500D 0132h |
EPWM17_G0 | 5001 1132h |
EPWM17_G1 | 5005 1132h |
EPWM17_G2 | 5009 1132h |
EPWM17_G3 | 500D 1132h |
EPWM18_G0 | 5001 2132h |
EPWM18_G1 | 5005 2132h |
EPWM18_G2 | 5009 2132h |
EPWM18_G3 | 500D 2132h |
EPWM19_G0 | 5001 3132h |
EPWM19_G1 | 5005 3132h |
EPWM19_G2 | 5009 3132h |
EPWM19_G3 | 500D 3132h |
EPWM20_G0 | 5001 4132h |
EPWM20_G1 | 5005 4132h |
EPWM20_G2 | 5009 4132h |
EPWM20_G3 | 500D 4132h |
EPWM21_G0 | 5001 5132h |
EPWM21_G1 | 5005 5132h |
EPWM21_G2 | 5009 5132h |
EPWM21_G3 | 500D 5132h |
EPWM22_G0 | 5001 6132h |
EPWM22_G1 | 5005 6132h |
EPWM22_G2 | 5009 6132h |
EPWM22_G3 | 500D 6132h |
EPWM23_G0 | 5001 7132h |
EPWM23_G1 | 5005 7132h |
EPWM23_G2 | 5009 7132h |
EPWM23_G3 | 500D 7132h |
EPWM24_G0 | 5001 8132h |
EPWM24_G1 | 5005 8132h |
EPWM24_G2 | 5009 8132h |
EPWM24_G3 | 500D 8132h |
EPWM25_G0 | 5001 9132h |
EPWM25_G1 | 5005 9132h |
EPWM25_G2 | 5009 9132h |
EPWM25_G3 | 500D 9132h |
EPWM26_G0 | 5001 A132h |
EPWM26_G1 | 5005 A132h |
EPWM26_G2 | 5009 A132h |
EPWM26_G3 | 500D A132h |
EPWM27_G0 | 5001 B132h |
EPWM27_G1 | 5005 B132h |
EPWM27_G2 | 5009 B132h |
EPWM27_G3 | 500D B132h |
EPWM28_G0 | 5001 C132h |
EPWM28_G1 | 5005 C132h |
EPWM28_G2 | 5009 C132h |
EPWM28_G3 | 500D C132h |
EPWM29_G0 | 5001 D132h |
EPWM29_G1 | 5005 D132h |
EPWM29_G2 | 5009 D132h |
EPWM29_G3 | 500D D132h |
EPWM30_G0 | 5001 E132h |
EPWM30_G1 | 5005 E132h |
EPWM30_G2 | 5009 E132h |
EPWM30_G3 | 500D E132h |
EPWM31_G0 | 5001 F132h |
EPWM31_G1 | 5005 F132h |
EPWM31_G2 | 5009 F132h |
EPWM31_G3 | 500D F132h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED_1 | CAPEVT | ||||||
R | R/W1TS | ||||||
0h | 0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
DCBEVT1 | DCAEVT1 | OST6 | OST5 | OST4 | OST3 | OST2 | OST1 |
R/W1TS | R/W1TS | R/W1TS | R/W1TS | R/W1TS | R/W1TS | R/W1TS | R/W1TS |
0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15:9 | RESERVED_1 | R | 0h | Reserved |
8 | CAPEVT | R/W1TS | 0h | Clear Flag for CAPEVT selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[CAPEVT] bit. |
7 | DCBEVT1 | R/W1TS | 0h | Clear Flag for Digital Compare Output B Event 1 selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[DCBEVT1] bit. |
6 | DCAEVT1 | R/W1TS | 0h | Clear Flag for Digital Compare Output A Event 1 selected for OST 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[DCAEVT1] bit. |
5 | OST6 | R/W1TS | 0h | Clear Flag for Oneshot [OST6] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST6] bit. |
4 | OST5 | R/W1TS | 0h | Clear Flag for Oneshot [OST5] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST5] bit. |
3 | OST4 | R/W1TS | 0h | Clear Flag for Oneshot [OST4] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST4] bit. |
2 | OST3 | R/W1TS | 0h | Clear Flag for Oneshot [OST3] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST3] bit. |
1 | OST2 | R/W1TS | 0h | Clear Flag for Oneshot [OST2] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST2] bit. |
0 | OST1 | R/W1TS | 0h | Clear Flag for Oneshot [OST1] Trip Latch 0:Writing a 0 has no effect. 1:Writing a 1 will clear the TZOSTFLG[OST1] bit. |