SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
Event-Trigger Counter Initialization Register.
Return to Summary Table
Instance Name | Physical Address |
---|---|
EPWM0_G0 | 5000 0168h |
EPWM0_G1 | 5004 0168h |
EPWM0_G2 | 5008 0168h |
EPWM0_G3 | 500C 0168h |
EPWM1_G0 | 5000 1168h |
EPWM1_G1 | 5004 1168h |
EPWM1_G2 | 5008 1168h |
EPWM1_G3 | 500C 1168h |
EPWM2_G0 | 5000 2168h |
EPWM2_G1 | 5004 2168h |
EPWM2_G2 | 5008 2168h |
EPWM2_G3 | 500C 2168h |
EPWM3_G0 | 5000 3168h |
EPWM3_G1 | 5004 3168h |
EPWM3_G2 | 5008 3168h |
EPWM3_G3 | 500C 3168h |
EPWM4_G0 | 5000 4168h |
EPWM4_G1 | 5004 4168h |
EPWM4_G2 | 5008 4168h |
EPWM4_G3 | 500C 4168h |
EPWM5_G0 | 5000 5168h |
EPWM5_G1 | 5004 5168h |
EPWM5_G2 | 5008 5168h |
EPWM5_G3 | 500C 5168h |
EPWM6_G0 | 5000 6168h |
EPWM6_G1 | 5004 6168h |
EPWM6_G2 | 5008 6168h |
EPWM6_G3 | 500C 6168h |
EPWM7_G0 | 5000 7168h |
EPWM7_G1 | 5004 7168h |
EPWM7_G2 | 5008 7168h |
EPWM7_G3 | 500C 7168h |
EPWM8_G0 | 5000 8168h |
EPWM8_G1 | 5004 8168h |
EPWM8_G2 | 5008 8168h |
EPWM8_G3 | 500C 8168h |
EPWM9_G0 | 5000 9168h |
EPWM9_G1 | 5004 9168h |
EPWM9_G2 | 5008 9168h |
EPWM9_G3 | 500C 9168h |
EPWM10_G0 | 5000 A168h |
EPWM10_G1 | 5004 A168h |
EPWM10_G2 | 5008 A168h |
EPWM10_G3 | 500C A168h |
EPWM11_G0 | 5000 B168h |
EPWM11_G1 | 5004 B168h |
EPWM11_G2 | 5008 B168h |
EPWM11_G3 | 500C B168h |
EPWM12_G0 | 5000 C168h |
EPWM12_G1 | 5004 C168h |
EPWM12_G2 | 5008 C168h |
EPWM12_G3 | 500C C168h |
EPWM13_G0 | 5000 D168h |
EPWM13_G1 | 5004 D168h |
EPWM13_G2 | 5008 D168h |
EPWM13_G3 | 500C D168h |
EPWM14_G0 | 5000 E168h |
EPWM14_G1 | 5004 E168h |
EPWM14_G2 | 5008 E168h |
EPWM14_G3 | 500C E168h |
EPWM15_G0 | 5000 F168h |
EPWM15_G1 | 5004 F168h |
EPWM15_G2 | 5008 F168h |
EPWM15_G3 | 500C F168h |
EPWM16_G0 | 5001 0168h |
EPWM16_G1 | 5005 0168h |
EPWM16_G2 | 5009 0168h |
EPWM16_G3 | 500D 0168h |
EPWM17_G0 | 5001 1168h |
EPWM17_G1 | 5005 1168h |
EPWM17_G2 | 5009 1168h |
EPWM17_G3 | 500D 1168h |
EPWM18_G0 | 5001 2168h |
EPWM18_G1 | 5005 2168h |
EPWM18_G2 | 5009 2168h |
EPWM18_G3 | 500D 2168h |
EPWM19_G0 | 5001 3168h |
EPWM19_G1 | 5005 3168h |
EPWM19_G2 | 5009 3168h |
EPWM19_G3 | 500D 3168h |
EPWM20_G0 | 5001 4168h |
EPWM20_G1 | 5005 4168h |
EPWM20_G2 | 5009 4168h |
EPWM20_G3 | 500D 4168h |
EPWM21_G0 | 5001 5168h |
EPWM21_G1 | 5005 5168h |
EPWM21_G2 | 5009 5168h |
EPWM21_G3 | 500D 5168h |
EPWM22_G0 | 5001 6168h |
EPWM22_G1 | 5005 6168h |
EPWM22_G2 | 5009 6168h |
EPWM22_G3 | 500D 6168h |
EPWM23_G0 | 5001 7168h |
EPWM23_G1 | 5005 7168h |
EPWM23_G2 | 5009 7168h |
EPWM23_G3 | 500D 7168h |
EPWM24_G0 | 5001 8168h |
EPWM24_G1 | 5005 8168h |
EPWM24_G2 | 5009 8168h |
EPWM24_G3 | 500D 8168h |
EPWM25_G0 | 5001 9168h |
EPWM25_G1 | 5005 9168h |
EPWM25_G2 | 5009 9168h |
EPWM25_G3 | 500D 9168h |
EPWM26_G0 | 5001 A168h |
EPWM26_G1 | 5005 A168h |
EPWM26_G2 | 5009 A168h |
EPWM26_G3 | 500D A168h |
EPWM27_G0 | 5001 B168h |
EPWM27_G1 | 5005 B168h |
EPWM27_G2 | 5009 B168h |
EPWM27_G3 | 500D B168h |
EPWM28_G0 | 5001 C168h |
EPWM28_G1 | 5005 C168h |
EPWM28_G2 | 5009 C168h |
EPWM28_G3 | 500D C168h |
EPWM29_G0 | 5001 D168h |
EPWM29_G1 | 5005 D168h |
EPWM29_G2 | 5009 D168h |
EPWM29_G3 | 500D D168h |
EPWM30_G0 | 5001 E168h |
EPWM30_G1 | 5005 E168h |
EPWM30_G2 | 5009 E168h |
EPWM30_G3 | 500D E168h |
EPWM31_G0 | 5001 F168h |
EPWM31_G1 | 5005 F168h |
EPWM31_G2 | 5009 F168h |
EPWM31_G3 | 500D F168h |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED_1 | SOCBINIT | ||||||
R | R/W | ||||||
0h | 0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
SOCAINIT | INTINIT | ||||||
R/W | R/W | ||||||
0h | 0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15:12 | RESERVED_1 | R | 0h | Reserved |
11:8 | SOCBINIT | R/W | 0h | EPWMxSOCB Counter 2 Initialization Bits The ET EPWMxSOCB counter is initialized with the contents of this register on an EPWM SYNC event or a software force. |
7:4 | SOCAINIT | R/W | 0h | EPWMxSOCA Counter 2 Initialization Bits The ET EPWMxSOCA counter is initialized with the contents of this register on an EPWM SYNC event or a software force. |
3:0 | INTINIT | R/W | 0h | EPWMxINT Counter 2 Initialization Bits The ET EPWMxINT counter is initialized with the contents of this register on an EPWM SYNC event or a software force. |