DS92LX2122

ACTIVE

10 - 50 MHz DC-Balanced Channel Link III Bi-Directional Control Deserializer

Product details

Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
Protocols Catalog Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (RHS) 48 49 mm² 7 x 7
  • General
    • Up to 1050 Mbits/sec Data Throughput
    • 10 MHz to 50 MHz Input Clock Support
    • Supports 18-bit Color Depth
      (RGB666 + HS, VS, DE)
    • Embedded Clock with DC Balanced Coding to
      Support AC-Coupled Interconnects
    • Capable to Drive up to 10 Meters Shielded
      Twisted-Pair
    • Bi-Directional Control Interface Channel
      with I2C Support
    • I2C Interface for Device
      Configuration. Single-Pin ID Addressing
    • Up to 4 GPI on DES and GPO on SER
    • AT-SPEED BIST Diagnosis Feature to Validate
      Link Integrity
    • Individual Power-Down Controls for both SER
      and DES
    • User-Selectable Clock Edge for Parallel Data
      on both SER and DES
    • Integrated Termination Resistors
    • 1.8V- or 3.3V-Compatible Parallel Bus Interface
    • Single Power Supply at 1.8V
    • IEC 61000–4–2 ESD Compliant
    • Temperature Range −40°C to +85°C
  • DESERIALIZER — DS92LX2122
    • No Reference Clock Required on Deserializer
    • Programmable Receive Equalization
    • LOCK Output Reporting Pin to Ensure
    • EMI/EMC Mitigation
      • Programmable Spread Spectrum (SSCG) Outputs
      • Receiver Output Drive Strength Control (RDS)
      • Receiver Staggered Outputs
  • General
    • Up to 1050 Mbits/sec Data Throughput
    • 10 MHz to 50 MHz Input Clock Support
    • Supports 18-bit Color Depth
      (RGB666 + HS, VS, DE)
    • Embedded Clock with DC Balanced Coding to
      Support AC-Coupled Interconnects
    • Capable to Drive up to 10 Meters Shielded
      Twisted-Pair
    • Bi-Directional Control Interface Channel
      with I2C Support
    • I2C Interface for Device
      Configuration. Single-Pin ID Addressing
    • Up to 4 GPI on DES and GPO on SER
    • AT-SPEED BIST Diagnosis Feature to Validate
      Link Integrity
    • Individual Power-Down Controls for both SER
      and DES
    • User-Selectable Clock Edge for Parallel Data
      on both SER and DES
    • Integrated Termination Resistors
    • 1.8V- or 3.3V-Compatible Parallel Bus Interface
    • Single Power Supply at 1.8V
    • IEC 61000–4–2 ESD Compliant
    • Temperature Range −40°C to +85°C
  • DESERIALIZER — DS92LX2122
    • No Reference Clock Required on Deserializer
    • Programmable Receive Equalization
    • LOCK Output Reporting Pin to Ensure
    • EMI/EMC Mitigation
      • Programmable Spread Spectrum (SSCG) Outputs
      • Receiver Output Drive Strength Control (RDS)
      • Receiver Staggered Outputs

The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bi-directional back channel control bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.

In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bi-directional back channel control bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.

In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DS92LX2121/22 10 - 50 MHz DC-Balanced Ch Link III Bi-Directional Control SER/DES datasheet (Rev. J) 17 Jan 2014
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 09 Nov 2018
Application note DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) 29 Apr 2013
User guide LX21EVK01 Channel Link III Ser/Des Evaluation Kit 01 Feb 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LX21EVK01 — LX21EVK01 Evaluation Kit

The LX21EVK01 is an evaluation kit designed to demonstrate the performance and capabilities of the DS92LX2121 and DS92LX2122 Channel Link III Serializer/Deserializer chipset.

The DS92LX2121 serializer board accepts LVCMOS input signals for the high speed forward channel and provides additional (...)

User guide: PDF
Not available on TI.com
Simulation model

DS92LX2122 IBIS Model

SNLM111.ZIP (147 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
WQFN (RHS) 48 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos