FPC401
- Supports Control Signal Management and I2C Aggregation Across Four Ports
- Combine Multiple FPC401s to Control 56 Total Ports Through a Single Host Interface
- Eliminates Need for Discrete I2C Muxes, LED Drivers, and High-Pin-Count FPGA/CPLD Control Devices
- Reduces PCB Routing Complexity by Handling All Low-Speed Control Signals Close to the Port
- Selectable I2C (Up to 1 MHz) or SPI (Up to 10 MHz) Host Control Interface
- Automatic Pre-Fetching of Critical, User-Specified Data From the Modules
- Low Single-Port and Multi-Port Read/Write Latency: <50 µs for SPI Mode, <400 µs for I2C Mode
- Broadcast Mode Allows Writes to All Ports Simultaneously Across All FPC401 Controllers
- Advanced LED Features for Port Status Indication, Including Programmable Blinking and Dimming
- Customizable Interrupt Events
- Separate Host-Side I/O Voltage: 1.8-V to 3.3-V
- Small QFN Package Enabling Placement on Bottom Side of PCB Underneath Ports
The FPC401 quad port controller serves as a low-speed signal aggregator for common port types such as SFP+, QSFP+, and SAS. The FPC401 aggregates all low-speed control and I2C signals across four ports and presents a single easy-to-use management interface to the host (I2C or SPI). Multiple FPC401s can be used in high-port-count applications with one common control interface to the host. The FPC401 is designed to allow placement on the bottom side of the PCB, underneath the press fit connector, to simplify routing. This localized control of the ports’ low-speed signals cuts system BOM cost by enabling the use of smaller IO count control devices (FPGAs, CPLDs, MCUs) and by reducing routing layer congestion.
Request more information
Full data sheet, IBIS models, and device GUI profile are available. Request now
Technical documentation
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | FPC401 Quad Port Controller datasheet | PDF | HTML | 07 Dec 2016 |
| Application note | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 03 Jul 2024 | |
| EVM User's guide | FPC401 and FPC402 Evaluation Module (EVM) User ’s Guide (Rev. B) | 03 Sep 2019 | ||
| Technical article | Solve the challenge of too many wires in high-speed networking equipment | PDF | HTML | 26 Jan 2017 | |
| More literature | Advanced Signal Conditioning Made Easy and Efficient | 12 Jan 2017 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| WQFN (RHU) | 56 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.