SN65ALS176

ACTIVE

Differential Bus Transceiver

Product details

Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 35 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 30000 Rating Catalog Operating temperature range (°C) -40 to 85
Number of receivers 1 Number of transmitters 1 Duplex Half Supply voltage (nom) (V) 5 Signaling rate (max) (Mbps) 35 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 30000 Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Meet or exceed the requirements of TIA/EIA-422-B,TIA/EIA-485-A(1) and ITU recommendations V.11 and X.27
  • Operate at data rates up to 35 Mbaud
  • Four skew limits available:
    • SN65ALS176: 15 ns
    • SN75ALS176: 10 ns
    • SN75ALS176A: 7.5 ns
    • SN75ALS176B: 5 ns
  • Designed for multipoint transmission onlong bus lines in noisy environments
  • Low supply-current requirements: 30 mA max
  • Wide positive and negative input/output bus-voltage ranges
  • Thermal shutdown protection
  • Driver positive and negative current limiting
  • Receiver input hysteresis
  • Glitch-free power-up and power-down protection
  • Receiver open-circuit fail-safe design

(1)These devices meet or exceed the requirements of TIA/EIA-485-A, except for the Generator Contention Test (para. 3.4.2) and the Generator Current Limit (para. 3.4.3). The applied test voltage ranges are –6 V to 8 V for the SN75ALS176, SN75ALS176A, and SN75ALS176B and –4 V to 8 V for the SN65ALS180.

  • Meet or exceed the requirements of TIA/EIA-422-B,TIA/EIA-485-A(1) and ITU recommendations V.11 and X.27
  • Operate at data rates up to 35 Mbaud
  • Four skew limits available:
    • SN65ALS176: 15 ns
    • SN75ALS176: 10 ns
    • SN75ALS176A: 7.5 ns
    • SN75ALS176B: 5 ns
  • Designed for multipoint transmission onlong bus lines in noisy environments
  • Low supply-current requirements: 30 mA max
  • Wide positive and negative input/output bus-voltage ranges
  • Thermal shutdown protection
  • Driver positive and negative current limiting
  • Receiver input hysteresis
  • Glitch-free power-up and power-down protection
  • Receiver open-circuit fail-safe design

(1)These devices meet or exceed the requirements of TIA/EIA-485-A, except for the Generator Contention Test (para. 3.4.2) and the Generator Current Limit (para. 3.4.3). The applied test voltage ranges are –6 V to 8 V for the SN75ALS176, SN75ALS176A, and SN75ALS176B and –4 V to 8 V for the SN65ALS180.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
THVD1450 ACTIVE 3.3-V to 5-V RS-485 transceiver with ±18-kV IEC ESD protection Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range
THVD1550 ACTIVE 5-V RS-485 transceiver with ±18-kV IEC ESD protection Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range
THVD2450 ACTIVE ±70-V fault-protected 3.3-V to 5-V RS-485 transceiver with IEC ESD Pin-to-pin device that offers integrated ±70-V fault-protection, IEC ESD protection (12-kV contact discharge), IEC EFT (4-kV noise immunity), and extended comm

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SNx5ALS176, SN75ALS176A, and SN75ALS176B Differential Bus Transceivers datasheet (Rev. I) PDF | HTML 11 Jan 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos