CD4002B

AKTIV

2-Kanal-NOR-Gatter, 4 Eingänge, 3 bis 18 V

Jetzt bestellen

Datenblatt

document-pdfAcrobat CD4001B, CD4002B, CD4025B Types datasheet (Rev. C) (Englisch)

CD4002B

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Technology family

CD4000

Number of channels

2

Supply voltage (min) (V)

3

Supply voltage (max) (V)

18

Inputs per channel

4

IOL (max) (mA)

6.8

IOH (max) (mA)

-6.8

Output type

Push-Pull

Input type

Standard CMOS

Features

Standard speed (tpd > 50ns)

Data rate (max) (Mbps)

8

Rating

Catalog

Operating temperature range (°C)

-55 to 125

Technology family

CD4000

Number of channels

2

Supply voltage (min) (V)

3

Supply voltage (max) (V)

18

Inputs per channel

4

IOL (max) (mA)

6.8

IOH (max) (mA)

-6.8

Output type

Push-Pull

Input type

Standard CMOS

Features

Standard speed (tpd > 50ns)

Data rate (max) (Mbps)

8

Rating

Catalog

Operating temperature range (°C)

-55 to 125

PDIP (N)

14

181.42 mm² 19.3 x 9.4

SOIC (D)

14

51.9 mm² 8.65 x 6

SOP (NS)

14

79.56 mm² 10.2 x 7.8

TSSOP (PW)

14

32 mm² 5 x 6.4

Propagation delay time = 60 ns (typ.) at C_L = 50 pF, V_DD = 10 V
Buffered inputs and outputs
Standardized symmetrical output characteristics
100% tested for maximum quiescent current at 20 V
5-V, 10-V, and 15-V parametric ratings
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (over full package temperature range):
     1 V at V_DD = 5 V
     2 V at V_DD = 10 V
  2.5 V at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"

Data sheet acquired from Harris Semiconductor

Propagation delay time = 60 ns (typ.) at C_L = 50 pF, V_DD = 10 V
Buffered inputs and outputs
Standardized symmetrical output characteristics
100% tested for maximum quiescent current at 20 V
5-V, 10-V, and 15-V parametric ratings
Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
Noise margin (over full package temperature range):
     1 V at V_DD = 5 V
     2 V at V_DD = 10 V
  2.5 V at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of ’B’ Series CMOS Devices"

Data sheet acquired from Harris Semiconductor

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4001B, CD4002B, and CD4025B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

filter

Andere NOR-Gatter suchen

Herunterladen

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 1

	Typ	Titel		Datum
*	Data sheet	CD4001B, CD4002B, CD4025B Types datasheet (Rev. C)		21 Aug 2003

CD4002B

2-Kanal-NOR-Gatter, 4 Eingänge, 3 bis 18 V

CD4002B

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Drop-In-Ersatz mit gegenüber dem verglichenen Baustein verbesserter Funktionalität

Technische Dokumentation

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren