Startseite Schnittstelle Ethernet-ICs Ethernet-PHYs
NEU

DP83TC818S-Q1

VORSCHAU

100BASE–T1 Ethernet-PHY für die Automobilindustrie mit MACsec, erweitertem TSN mit AVB-Funktionen un

Produktdetails

Datarate (Mbps) 100BASE-T1 Interface type MII, RGMII, RMII, SGMII Number of ports Single Rating Automotive Features 25-MHz clock out, Cable diagnostics, IEEE 1588v2/802.1AS time synchronization and AVB clock generation, IEEE 802.1AE MACsec, IEEE 802.3bw & Open Alliance (OA) compliant, Integrated LPF, Single supply, TC10, Wettable flank package I/O supply voltage (typ) (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 125 Number of LEDs 2 ESD HBM (kV) 8
Datarate (Mbps) 100BASE-T1 Interface type MII, RGMII, RMII, SGMII Number of ports Single Rating Automotive Features 25-MHz clock out, Cable diagnostics, IEEE 1588v2/802.1AS time synchronization and AVB clock generation, IEEE 802.1AE MACsec, IEEE 802.3bw & Open Alliance (OA) compliant, Integrated LPF, Single supply, TC10, Wettable flank package I/O supply voltage (typ) (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 125 Number of LEDs 2 ESD HBM (kV) 8
VQFN (RHA) 36 36 mm² 6 x 6
  • IEEE 802.1AE MACsec
    • MACsec frame expansion: Inbuilt buffering and flow control support to handle 12 byte IPG ethernet frames
    • Authentication, encryption at line rate
    • Cipher suites: GCM-AES-XPN-128/256, GCM-AES-128/256
    • Secure Channel: Total 16 SAK enabling 8 Tx/Rx SC
    • Auto rollover support for SAK
    • Ingress/Egress classification for Ethertype, VLAN, DMAC: up to 8 parallel rules
    • Window replay protection
  • IEEE 802.1AS time synchronization & fractional clock generation
    • Highly accurate 1pps signal < +/-5 ns
    • Precise time stamping for MACsec encoded PTP packets
    • I2S & TDM8 SCLK/FSYNC clock generation
    • Mulitple IOs for event capture and trigger
  • IEEE 802.3bw & OA 100BASE-T1 compliant
  • TC-10 compliant
    • < 20µA sleep current
    • Fast wake from sleep by retaining PHY configuration during sleep (optional)
  • MAC Interfaces: MII, RMII, RGMII, SGMII
  • Pin compatible with TI’s 1000BASE-T1 PHY
    • Single board design for 100BASE-T1 and 1000BASE-T1 with required BOM change
  • Diagnostic tool kit
    • Signal Quality Indication (SQI) & Time Domain Reflectometry (TDR)
    • Voltage, Temperature & ESD sensors
  • AEC-Q10 qualified for Automotive Applications:
    • Temperature grade 1: –40°C to +125 °C
  • IEEE 802.1AE MACsec
    • MACsec frame expansion: Inbuilt buffering and flow control support to handle 12 byte IPG ethernet frames
    • Authentication, encryption at line rate
    • Cipher suites: GCM-AES-XPN-128/256, GCM-AES-128/256
    • Secure Channel: Total 16 SAK enabling 8 Tx/Rx SC
    • Auto rollover support for SAK
    • Ingress/Egress classification for Ethertype, VLAN, DMAC: up to 8 parallel rules
    • Window replay protection
  • IEEE 802.1AS time synchronization & fractional clock generation
    • Highly accurate 1pps signal < +/-5 ns
    • Precise time stamping for MACsec encoded PTP packets
    • I2S & TDM8 SCLK/FSYNC clock generation
    • Mulitple IOs for event capture and trigger
  • IEEE 802.3bw & OA 100BASE-T1 compliant
  • TC-10 compliant
    • < 20µA sleep current
    • Fast wake from sleep by retaining PHY configuration during sleep (optional)
  • MAC Interfaces: MII, RMII, RGMII, SGMII
  • Pin compatible with TI’s 1000BASE-T1 PHY
    • Single board design for 100BASE-T1 and 1000BASE-T1 with required BOM change
  • Diagnostic tool kit
    • Signal Quality Indication (SQI) & Time Domain Reflectometry (TDR)
    • Voltage, Temperature & ESD sensors
  • AEC-Q10 qualified for Automotive Applications:
    • Temperature grade 1: –40°C to +125 °C

The DP83TC818S-Q1 device is an IEEE 802.3bw automotive Ethernet physical layer transceiver. The device provides all physical layer functions needed to transmit and receive data, and xMII interface flexibility. DP83TC818S-Q1 is compliant to Open Alliance EMC and interoperable specifications over unshielded single twisted-pair cable. DP83TC818S-Q1 supports OA TC-10 low power sleep feature with wake forwarding for reduced system power consumption when communication is not required.

The DP83TC818S-Q1 integrates IEEE 802.1AE line rate security with authentication and optional encryption support, to secure communication over the network. The DP83TC818S-Q1 supports up to 16 secure association (SA) channels with automatic SAK rollover and extended packet numbering support. DP83TC818S-Q1 offers ingress classification to filter the unwanted packets & supports WAN MACsec for end-to-end security.

DP83TC818S-Q1 integrates IEEE 1588v2/802.1AS hardware time stamping & fractional PLL, enabling highly accurate time synchronization. The fractional PLL enables frequency and phase synchronization of the wall clock (eliminating the need for external VCXO) and generation of a wide range of time synchronized frequencies needed for audio and other ADAS applications. The PHY also integrates IEEE 1722 CRF decode to generate Media clock and Bit Clock for AVB & other audio applications.

The DP83TC818S-Q1 device is an IEEE 802.3bw automotive Ethernet physical layer transceiver. The device provides all physical layer functions needed to transmit and receive data, and xMII interface flexibility. DP83TC818S-Q1 is compliant to Open Alliance EMC and interoperable specifications over unshielded single twisted-pair cable. DP83TC818S-Q1 supports OA TC-10 low power sleep feature with wake forwarding for reduced system power consumption when communication is not required.

The DP83TC818S-Q1 integrates IEEE 802.1AE line rate security with authentication and optional encryption support, to secure communication over the network. The DP83TC818S-Q1 supports up to 16 secure association (SA) channels with automatic SAK rollover and extended packet numbering support. DP83TC818S-Q1 offers ingress classification to filter the unwanted packets & supports WAN MACsec for end-to-end security.

DP83TC818S-Q1 integrates IEEE 1588v2/802.1AS hardware time stamping & fractional PLL, enabling highly accurate time synchronization. The fractional PLL enables frequency and phase synchronization of the wall clock (eliminating the need for external VCXO) and generation of a wide range of time synchronized frequencies needed for audio and other ADAS applications. The PHY also integrates IEEE 1722 CRF decode to generate Media clock and Bit Clock for AVB & other audio applications.

Herunterladen Video mit Transkript ansehen Video
Weitere Informationen anfordern

Das vollständige Datenblatt und weitere Designressourcen sind verfügbar. Jetzt anfordern

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Typ Titel Datum
* Data sheet DP83TC818S-Q1 Precise and Secure 100BASE-T1 Automotive Ethernet with TC10, IEEE802.1AS, IEEE802.1AE MACsec and AVB Clock Generation datasheet PDF | HTML 29 Mai 2024
Application note SGMII Troubleshooting Guide PDF | HTML 05 Nov 2024

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DP83TC818EVM-MC — DP83TC818S-Q1 Evaluierungsmodell

Der DP83TC818EVM-MC unterstützt 100 Mbit/s und entspricht IEEE 802.3bp. On-Board-MSP430F5529 zur Verwendung mit dem GUI-Tool USB2MDIO. Der DP83867 unterstützt Kupfer (100BASE-TX) unter Verwendung der MAC-Schnittstelle RGMII.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Referenzdesigns

TIDA-020071 — TDA4 vierfaches Referenzdesign für PHY RGMII für die Automobilindustrie

Dieses Referenzdesign ist über den RGMII Ethernet Expansion Connector mit Jacinto™ 7-Prozessor-EVM-Platinen verbunden. Vier Ethernet-Verbindungen für die Automobilindustrie werden durch die Physical Layer (PHY) für Ethernet von TI für die Automobilindustrie hinzugefügt. Dieses Design zeigt eine (...)
Design guide: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFN (RHA) 36 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos