All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.
The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.
The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.
The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.
| Typ | Titel | Datum | ||
|---|---|---|---|---|
| * | Data sheet | LMH0341/041/071/051 3Gbps, HD, SD, DVB-ASI SDI Deserializr w/Loopthru & LVDS I/F datasheet (Rev. Q) | 16 Apr 2013 | |
| Selection guide | Broadcast and Professional Video Interface Solutions (Rev. E) | 05 Apr 2017 | ||
| Application note | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 26 Apr 2013 | ||
| Application note | AN-1988 LMH0340 / LMH0341 SerDes Family LVDS Timing Overview (Rev. A) | 26 Apr 2013 | ||
| Application note | AN-2145 Power Considerations for SDI Products (Rev. B) | 26 Apr 2013 | ||
| Application note | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 26 Apr 2013 | ||
| Application note | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 12 Nov 2009 | ||
| Application note | A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video | 18 Mär 2008 | ||
| Design guide | Broadcast Video Owner's Manual | 17 Nov 2006 |
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
We have developed a family of serializers and deserializers intended to support the serial digital interface (SDI) standards of the Society of Motion Picture and Television Engineers (SMPTE). These devices connect to a host FPGA through a moderate speed, moderate width (600 Mbps, 5 bits wide) (...)
| Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
|---|---|---|
| WQFN (RHS) | 48 | Ultra Librarian |
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.