Produktdetails

Resolution (bps) 12 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 69 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
Resolution (bps) 12 Sample rate (max) (ksps) 8000 Number of input channels 2 Interface type Parallel Architecture Pipeline Input type Differential, Single-ended Multichannel configuration Simultaneous Sampling Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4 Input voltage range (min) (V) 1.4 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 186 Analog supply (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 69 Digital supply (min) (V) 3 Digital supply (max) (V) 5.25
TSSOP (DA) 32 89.1 mm² 11 x 8.1
  • Simultaneous Sampling of 2 Single-Ended Signals or 1 Differential Signal
  • Integrated 16 Word FIFO
  • Signal-to-Noise and Distortion Ratio: 66 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1.5 LSB
  • Auto-Scan Mode for 2 Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
  • Parallel µC/DSP Interface
  • applications
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

  • Simultaneous Sampling of 2 Single-Ended Signals or 1 Differential Signal
  • Integrated 16 Word FIFO
  • Signal-to-Noise and Distortion Ratio: 66 dB at fI = 2 MHz
  • Differential Nonlinearity Error: ±1 LSB
  • Integral Nonlinearity Error: ±1.5 LSB
  • Auto-Scan Mode for 2 Inputs
  • 3-V or 5-V Digital Interface Compatible
  • Low Power: 216 mW Max
  • 5-V Analog Single Supply Operation
  • Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
  • Parallel µC/DSP Interface
  • applications
    • Radar Applications
    • Communications
    • Control Applications
    • High-Speed DSP Front-End
    • Automotive Applications

The THS12082 is a CMOS, low-power, 12-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS12082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST)\. The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS12082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS12082C is characterized for operation from 0°C to 70°C, and the THS12082I is characterized for operation from –40°C to 85°C.

The THS12082 is a CMOS, low-power, 12-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS12082 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided.

An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. Two different conversion modes can be selected. In the single conversion mode, a single and simultaneous conversion can be initiated by using the single conversion start signal (CONVST)\. The conversion clock in the single conversion mode is generated internally using a clock oscillator circuit. In the continuous conversion mode, an external clock signal is applied to the CONV_CLK input of the THS12082. The internal clock oscillator is switched off in the continuous conversion mode.

The THS12082C is characterized for operation from 0°C to 70°C, and the THS12082I is characterized for operation from –40°C to 85°C.

Herunterladen

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie verglichener Baustein
ADS9224R AKTIV 16-Bit-, 3-MSPS-, Zweikanal-SAR-ADC zur simultanen Abtastung, mit interner Referenz und verbessertem Higher resolution (16 bits), lower sampling rate (3 MSPS), SPI interface

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Typ Titel Datum
* Data sheet 12-Bit, 8 MSPS, Simultaneous Sampling Analog-to-Digital Converter datasheet (Rev. B) 10 Dez 2002

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​