Inicio Lógica y traducción de voltaje Traductores de tensión y desplazadores de nivel Traductores de tensión de dirección fija
Inicio
Lógica y traducción de voltaje
Traductores de tensión y desplazadores de nivel
Traductores de tensión de dirección fija

SN74AVC2T244

ACTIVO

Transceptor de bus de alimentación doble de dos bits

Haga su pedido ahora
Hoja de datos

SN74AVC2T244

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Technology family AVC Bits (#) 2 Configuration 2 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.81 High input voltage (max) (V) 3.6 Vout (min) (V) 3000 Vout (max) (V) 3.6 Data rate (max) (Mbps) 380 IOH (max) (mA) -24 IOL (max) (mA) -24 Supply current (max) (µA) 3.6 Features 1.4, 2.16 Input type Standard CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AVC Bits (#) 2 Configuration 2 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.81 High input voltage (max) (V) 3.6 Vout (min) (V) 3000 Vout (max) (V) 3.6 Data rate (max) (Mbps) 380 IOH (max) (mA) -24 IOL (max) (mA) -24 Supply current (max) (µA) 3.6 Features 1.4, 2.16 Input type Standard CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 85
X2SON (DQE) 8 1.4 mm² 1.4 x 1 X2SON (DQM) 8 2.16 mm² 1.8 x 1.2
  • Wide Operating VCC Range of 0.9 V to 3.6 V
  • Low Static-Power Consumption, 6-µA Max ICC
  • Output Enable Feature Allows User to Disable Outputs to Reduce Power Consumption
  • ±24-mA Output Drive at 3.0 V
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
  • Maximum Data Rates
    • 380 Mbps (1.8-V to 3.3-V Translation)
    • 200 Mbps (<1.8-V to 3.3-V Translation)
    • 200 Mbps (Translate to 2.5 V or 1.8 V)
    • 150 Mbps (Translate to 1.5 V)
    • 100 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5000-V Human-Body Model (A114-A)
  • Wide Operating VCC Range of 0.9 V to 3.6 V
  • Low Static-Power Consumption, 6-µA Max ICC
  • Output Enable Feature Allows User to Disable Outputs to Reduce Power Consumption
  • ±24-mA Output Drive at 3.0 V
  • Ioff Supports Partial Power-Down-Mode Operation
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
  • Maximum Data Rates
    • 380 Mbps (1.8-V to 3.3-V Translation)
    • 200 Mbps (<1.8-V to 3.3-V Translation)
    • 200 Mbps (Translate to 2.5 V or 1.8 V)
    • 150 Mbps (Translate to 1.5 V)
    • 100 Mbps (Translate to 1.2 V)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5000-V Human-Body Model (A114-A)

This 2-bit unidirectional translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 0.9 V to 3.6 V. This allows for low-voltage translation between 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.6-V voltage nodes. For the SN74AVC2T244, when the output-enable ( OE) input is high, all outputs are placed in the high-impedance state. The SN74AVC2T244 is designed so that the OE input circuit is referenced to VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This 2-bit unidirectional translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 0.9 V to 3.6 V. This allows for low-voltage translation between 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.6-V voltage nodes. For the SN74AVC2T244, when the output-enable ( OE) input is high, all outputs are placed in the high-impedance state. The SN74AVC2T244 is designed so that the OE input circuit is referenced to VCCA. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

filter Buscar otro/a Traductores de tensión de dirección fija
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 18
Tipo Título Fecha
* Data sheet SN74AVC2T244 2-Bit Unidirectional Voltage-level Translator datasheet (Rev. C) PDF | HTML 12 mar 2021
Application note Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 02 oct 2024
Application note Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12 jul 2024
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 jul 2024
Selection guide Voltage Translation Buying Guide (Rev. A) 15 abr 2021
Selection guide Logic Guide (Rev. AB) 12 jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 dic 2015
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 abr 2015
EVM User's guide SN74AVC2T244EVM 19 sep 2011
User guide LOGIC Pocket Data Book (Rev. B) 16 ene 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 jul 2004
Application note Selecting the Right Level Translation Solution (Rev. A) 22 jun 2004
More literature LCD Module Interface Application Clip 09 may 2003
User guide AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) 20 ago 2002
More literature Standard Linear & Logic for PCs, Servers & Motherboards 13 jun 2002
Application note 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) 22 may 2002
Application note Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) 07 jul 1999
Application note AVC Logic Family Technology and Applications (Rev. A) 26 ago 1998

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

SN74AVC2T244EVM — SN74AVC2T244 Módulo de evaluación

The SN74AVC2T244 is a 2-bit voltage level translator. This translator is a single direction voltage translator, with OE. When the output-enable (OE) input is high, all outputs are placed in the high-impedance state. The A port is designed to track VCCA. VCCA accepts any supply voltage from 0.9V to (...)

Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

TAS6424EQ1EVM — Módulo de evaluación TAS6424E-Q1 de amplificador de audio de clase D con entrada digital de cuatro c

El módulo de evaluación (EVM) TAS6424EQ1EVM muestra el TAS6424E-Q1, una solución de amplificador de audio de clase D con entrada digital de 2.1 MHz y cuatro canales para sistemas de información y entretenimiento para automoción. La frecuencia de conmutación de 2.1 Mhz permite reducir (...)
Guía del usuario: PDF | HTML
No disponible en TI.com
Modelo de simulación

SN74AVC2T244 IBIS Model

SCEM543.ZIP (55 KB) - IBIS Model
Descargar
Diseños de referencia

TIDEP0025 — Accionamiento de chip único para comunicaciones industriales y control de motores

This reference design implements hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The platform also allows you to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables designs with a low (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0022 — Diseño de referencia de ARM MPU con interfaz maestra BiSS C integrada

Implementation of BiSS C Master protocol on Industrial Communication Sub-System (PRU-ICSS). The design provides full documentation and source code for Programmable Realtime Unit (PRU).
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0035 — Diseño de referencia de ARM MPU con interfaz maestra HIPERFACE DSL integrada

This reference design implements HIPERFACE DSL master protocol on Industrial Communication Sub-System (PRU-ICSS). The two-wire interface allows integration of position feedback wires into motor cable.  It consists of AM437x PRU-ICSS firmware and TIDA-00177 transceiver reference design.
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0050 — Diseño de referencia de sistema EnDat 2.2

This reference design implements EnDat 2.2 Master protocol stack and hardware interface based on HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The design is composed of EnDat 2.2 Master protocol stack, half-duplex communications using RS-485 transceivers and the line termination (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP-0075 — Diseño de referencia maestro de puerta de enlace de comunicaciones industriales de PROFINET IRT a PR

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDEP0078 — Diseño de referencia de servidor de acceso a datos OPC UA para AM572x

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01572 — Diseño de referencia del módulo de evaluación estéreo del amplificador de audio de detección IV, cla

This reference design provides a high-performance stereo audio subsystem for use in PC applications. It operates off a single supply, ranging from 4.5 V to 16 V, and features the TAS2770, a digital-input Class-D audio amplifier that provides excellent noise and distortion performance and is (...)
Design guide: PDF
Esquema: PDF
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
X2SON (DQE) 8 Ultra Librarian
X2SON (DQM) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos