DS25CP102Q-Q1
- AECQ-100 Grade 3
- DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
- Pin Configurable, Fully Differential, Non-Blocking Architecture
- Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
- Wide Input Common Mode Voltage Range Allows DC-coupled Interface to CML and LVPECL Drivers
- On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
- 8 kV ESD on LVDS I/O pins Protects Adjoining components
- Small 4 mm x 4 mm WQFN-16 Space Saving Package
All trademarks are the property of their respective owners.
The DS25CP102Q is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.
The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).
Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.
기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | Auto 3.125Gbps 2X2 LVDS Crosspoint Sw w/Xmit Pre-Emphasis & Receive Equalization datasheet (Rev. E) | 2013/04/14 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DS25CP102EVK — 3.125Gbps 2x2 LVDS 크로스포인트 스위치 평가 보드
The DS25CP102EVK is an evaluation kit designed for demonstrating performance of the DS25CP102, a 3.125 Gbps 2x2 LVDS Crosspoint Switch with transmit pre-emphasis and receive equalization. The evaluation kit is comprised of the DS25CP102 with its associated input and output SMA connectors and (...)
PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®
TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
WQFN (RGH) | 16 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치