인터페이스 이더넷 IC 이더넷 PHY

산업용 10/100 이더넷 PHY

제품 상세 정보

Datarate (Mbps) 10/100 Interface type MII, RMII Number of ports Single Rating Catalog Features Cable diagnostics, JTAG1149.1 Supply voltage (V) 3.3 Operating temperature range (°C) -40 to 85 Number of LEDs 3 ESD HBM (kV) 16
Datarate (Mbps) 10/100 Interface type MII, RMII Number of ports Single Rating Catalog Features Cable diagnostics, JTAG1149.1 Supply voltage (V) 3.3 Operating temperature range (°C) -40 to 85 Number of LEDs 3 ESD HBM (kV) 16
LQFP (PT) 48 81 mm² 9 x 9
  • Low Power Consumption:
    • Single Supply: <205mW PHY, 275mW with
      Center Tap (Typical)
    • Dual Supplies: <126mW PHY, 200mW with
      Center Tap (Typical)
  • Programmable Power Back Off to reduce PHY power up
    to 20% in systems with shorter cables
  • Low deterministic latency supports IEEE1588
    implementation
  • Cable Diagnostics
  • Programmable Fast Link Down Modes,
    <10µs reaction time
  • Variable I/O voltage range: 1.8V to 3.3V
  • 3.3V MAC Interface
  • Fixed TX Clock to XI, with programmable
    phase shift
  • Auto-MDIX for 10/100Mbs
  • Energy Detection Mode
  • 25 MHz Clock Out
  • MII and RMII Capabilities
  • Serial Management Interface
  • IEEE 802.3u MII
  • IEEE 802.3u Auto-Negotiation and Parallel
    Detection
  • Error-Free 100Base-T Operation up to
    150 Meters Under Typical Conditions
  • Error-Free 10Base-T Operation up to
    300 Meters Under Typical Conditions
  • IEEE 802.3u ENDEC, 10Base-T Transceivers and Filters
  • IEEE 802.3u PCS, 100Base-TX Transceivers
  • IEEE 1149.1 JTAG
  • Integrated ANSI X3.263 Compliant TP-PMD Physical
    Sublayer with Adaptive Equalization and Baseline
    Wander Compensation
  • Programmable LED Support Link, 10/100Mbs Mode,
    Activity, and Collision Detect
  • 10/100Mbs Packet BIST (Built in Self Test)
  • HBM ESD protection on RD± and TD± of 16kV
  • 48-pin LQFP Package (7mm) × (7mm)
  • Low Power Consumption:
    • Single Supply: <205mW PHY, 275mW with
      Center Tap (Typical)
    • Dual Supplies: <126mW PHY, 200mW with
      Center Tap (Typical)
  • Programmable Power Back Off to reduce PHY power up
    to 20% in systems with shorter cables
  • Low deterministic latency supports IEEE1588
    implementation
  • Cable Diagnostics
  • Programmable Fast Link Down Modes,
    <10µs reaction time
  • Variable I/O voltage range: 1.8V to 3.3V
  • 3.3V MAC Interface
  • Fixed TX Clock to XI, with programmable
    phase shift
  • Auto-MDIX for 10/100Mbs
  • Energy Detection Mode
  • 25 MHz Clock Out
  • MII and RMII Capabilities
  • Serial Management Interface
  • IEEE 802.3u MII
  • IEEE 802.3u Auto-Negotiation and Parallel
    Detection
  • Error-Free 100Base-T Operation up to
    150 Meters Under Typical Conditions
  • Error-Free 10Base-T Operation up to
    300 Meters Under Typical Conditions
  • IEEE 802.3u ENDEC, 10Base-T Transceivers and Filters
  • IEEE 802.3u PCS, 100Base-TX Transceivers
  • IEEE 1149.1 JTAG
  • Integrated ANSI X3.263 Compliant TP-PMD Physical
    Sublayer with Adaptive Equalization and Baseline
    Wander Compensation
  • Programmable LED Support Link, 10/100Mbs Mode,
    Activity, and Collision Detect
  • 10/100Mbs Packet BIST (Built in Self Test)
  • HBM ESD protection on RD± and TD± of 16kV
  • 48-pin LQFP Package (7mm) × (7mm)

The TLK110 is a single-port Ethernet PHY for 10Base-T and 100Base TX signaling. This device integrates all the physical-layer functions needed to transmit and receive data on standard twisted-pair cables. The TLK110 supports the standard Media Independent Interface (MII) and Reduced Media Independent Interface (RMII) for direct connection to a Media Access Controller (MAC).

The TLK110 is designed for power-supply flexibility, and can operate with a single 3.3V power supply or with combinations of 3.3V and 1.55V power supplies for reduced power operation.

The TLK110 uses mixed-signal processing to perform equalization, data recovery, and error correction to achieve robust operation over CAT 5 twisted-pair wiring. This device not only meets the requirements of IEEE 802.3, but maintains high margins in terms of cross-talk and alien noise.

The TLK110 Ethernet PHY has a special Power Back Off mode to conserve power in systems with relatively short cables. This mode provides the flexibility to reduce system power when the system is not required to drive the standard IEEE 802.3 100m cable length, or the extended 150m, error-free cable reach of the TLK110. For more detail, see application note SLLA328.

The TLK110 is a single-port Ethernet PHY for 10Base-T and 100Base TX signaling. This device integrates all the physical-layer functions needed to transmit and receive data on standard twisted-pair cables. The TLK110 supports the standard Media Independent Interface (MII) and Reduced Media Independent Interface (RMII) for direct connection to a Media Access Controller (MAC).

The TLK110 is designed for power-supply flexibility, and can operate with a single 3.3V power supply or with combinations of 3.3V and 1.55V power supplies for reduced power operation.

The TLK110 uses mixed-signal processing to perform equalization, data recovery, and error correction to achieve robust operation over CAT 5 twisted-pair wiring. This device not only meets the requirements of IEEE 802.3, but maintains high margins in terms of cross-talk and alien noise.

The TLK110 Ethernet PHY has a special Power Back Off mode to conserve power in systems with relatively short cables. This mode provides the flexibility to reduce system power when the system is not required to drive the standard IEEE 802.3 100m cable length, or the extended 150m, error-free cable reach of the TLK110. For more detail, see application note SLLA328.

다운로드

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
1개 모두 보기
유형 직함 날짜
* Data sheet Industrial Temp, Single Port 10/100Mbs Ethernet PHY Transceiver, TLK110 datasheet (Rev. D) 2013/12/22

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치