제품 상세 정보

DSP type 1 C2x DSP (max) (MHz) 40 CPU 32-bit Rating Catalog Operating temperature range (°C) to
DSP type 1 C2x DSP (max) (MHz) 40 CPU 32-bit Rating Catalog Operating temperature range (°C) to
LQFP (PZ) 100 256 mm² 16 x 16
  • Based Upon the T320C2xLP Core CPU
  • 16-Bit Fixed-Point DSP Architecture
    • Six Internal Buses for Increased Parallelism and Performance
    • 32-Bit ALU/Accumulator
    • 16 × 16-Bit Single-Cycle Multiplier With a 32-Bit Product
    • Block Moves for Data, Program,
      I/O Space
    • Hardware Repeat Instruction
  • Instruction Cycle Time
  • 'C203 'LC203 'C209
  • 50 ns @ 5 V 50 ns @ 3.3 V 50 ns @ 5 V
  • 35 ns @ 5 V 35 ns @ 5 V
  • 25 ns @ 5 V
  • Source Code Compatible With TMS320C25
  • Upwardly Code-Compatible With TMS320C5x Devices
  • Four External Interrupts
  • Boot-Loader Option ('C203 Only)
  • TMS320C2xx Integrated Memory:
    • 544 × 16 Words of On-Chip Dual-Access Data RAM
    • 4K × 16 Words of On-Chip Single-Access Program/Data RAM ('C209 only)
    • 4K × 16 Words of On-Chip Program ROM
      ('C209 Only)
  • 224K × 16-Bit Total Addressable External Memory Space
    • 64K Program
    • 64K Data
    • 64K I/O
    • 32K Global
  • TMS320C2xx Peripherals:
    • PLL With Various Clock Options
      • - ×1, ×2, ×4, 2 ('C203)
      • - ×2, 2 ('C209)
    • On-Chip Oscillator
    • One Wait State Software-Programmable to Each Space ('C209 Only)
    • 0 - 7 Wait States Software-Programmable to Each Space ('C203 Only)
    • Six General-Purpose I/O Pins
    • On-Chip 20-Bit Timer
    • Full-Duplex Asynchronous Serial Port (UART) ('C203 Only)
    • One Synchronous Serial Port With Four-Level-Deep FIFOs ('C203 Only)
  • Supports Hardware Wait States
  • Designed for Low-Power Consumption
    • Fully Static CMOS Technology
    • Power-Down IDLE Mode
  • 1.1 mA/MIPS at 3.3 V
  • 'C203 is Pin-Compatible With TMS320F206 Flash DSP
  • Up to 40-MIPS Performance at 5 V ('C203)
  • 20-MIPS Performance at 3.3 V
  • HOLD Mode for Multiprocessor Applications
  • IEEE-1149.1-Compatible Scan-Based Emulation
  • 80- and 100-pin Small Thin Quad Flat Packages (TQFPs), (PN and PZ Suffixes)

    IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port.

  • Based Upon the T320C2xLP Core CPU
  • 16-Bit Fixed-Point DSP Architecture
    • Six Internal Buses for Increased Parallelism and Performance
    • 32-Bit ALU/Accumulator
    • 16 × 16-Bit Single-Cycle Multiplier With a 32-Bit Product
    • Block Moves for Data, Program,
      I/O Space
    • Hardware Repeat Instruction
  • Instruction Cycle Time
  • 'C203 'LC203 'C209
  • 50 ns @ 5 V 50 ns @ 3.3 V 50 ns @ 5 V
  • 35 ns @ 5 V 35 ns @ 5 V
  • 25 ns @ 5 V
  • Source Code Compatible With TMS320C25
  • Upwardly Code-Compatible With TMS320C5x Devices
  • Four External Interrupts
  • Boot-Loader Option ('C203 Only)
  • TMS320C2xx Integrated Memory:
    • 544 × 16 Words of On-Chip Dual-Access Data RAM
    • 4K × 16 Words of On-Chip Single-Access Program/Data RAM ('C209 only)
    • 4K × 16 Words of On-Chip Program ROM
      ('C209 Only)
  • 224K × 16-Bit Total Addressable External Memory Space
    • 64K Program
    • 64K Data
    • 64K I/O
    • 32K Global
  • TMS320C2xx Peripherals:
    • PLL With Various Clock Options
      • - ×1, ×2, ×4, 2 ('C203)
      • - ×2, 2 ('C209)
    • On-Chip Oscillator
    • One Wait State Software-Programmable to Each Space ('C209 Only)
    • 0 - 7 Wait States Software-Programmable to Each Space ('C203 Only)
    • Six General-Purpose I/O Pins
    • On-Chip 20-Bit Timer
    • Full-Duplex Asynchronous Serial Port (UART) ('C203 Only)
    • One Synchronous Serial Port With Four-Level-Deep FIFOs ('C203 Only)
  • Supports Hardware Wait States
  • Designed for Low-Power Consumption
    • Fully Static CMOS Technology
    • Power-Down IDLE Mode
  • 1.1 mA/MIPS at 3.3 V
  • 'C203 is Pin-Compatible With TMS320F206 Flash DSP
  • Up to 40-MIPS Performance at 5 V ('C203)
  • 20-MIPS Performance at 3.3 V
  • HOLD Mode for Multiprocessor Applications
  • IEEE-1149.1-Compatible Scan-Based Emulation
  • 80- and 100-pin Small Thin Quad Flat Packages (TQFPs), (PN and PZ Suffixes)

    IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port.

The TMS320C2xx generation of digital signal processors (DSPs) combines strong performance and great flexibility to meet the needs of signal processing and control applications. The T320C2xLP core CPU that is the basis of all 'C2xx devices has been optimized for high speed, small size, and low-power, making it ideal for demanding applications in many markets. The CPU has an advanced, modified Harvard architecture with six internal buses that permits tremendous parallelism and data throughput. The powerful 'C2xx instruction set makes software development easy. And because the 'C2xx is code-compatible with the TMS320C2x and 'C5x generations, your code investment is preserved. Around this core, 'C2xx-generation devices feature various combinations of on-chip memory and peripherals. The serial ports provide easy communication with external devices such as codecs, A/D converters, and other processors. Other peripherals that facilitate the control of external devices include general-purpose I/O pins, a 20-bit timer, and a wait-state generator.

Because of their strong performance, low cost, and easy-to-use development environment, 'C2xx-generation DSPs are an ideal choice for applications such as smart phones, digital cameras, modems, remote metering, and security systems.

Table 2 provides a comparison of the devices in the 'C2xx generation. It shows the capacity of on-chip RAM and ROM, the number of serial and parallel I/O ports, the execution time of one machine cycle, and the type of package with total pin count.

Core power dissipation. For complete details, see Calculation of TMS320C2xx Power Dissipation (literature number SPRA088).

The TMS320C2xx generation of digital signal processors (DSPs) combines strong performance and great flexibility to meet the needs of signal processing and control applications. The T320C2xLP core CPU that is the basis of all 'C2xx devices has been optimized for high speed, small size, and low-power, making it ideal for demanding applications in many markets. The CPU has an advanced, modified Harvard architecture with six internal buses that permits tremendous parallelism and data throughput. The powerful 'C2xx instruction set makes software development easy. And because the 'C2xx is code-compatible with the TMS320C2x and 'C5x generations, your code investment is preserved. Around this core, 'C2xx-generation devices feature various combinations of on-chip memory and peripherals. The serial ports provide easy communication with external devices such as codecs, A/D converters, and other processors. Other peripherals that facilitate the control of external devices include general-purpose I/O pins, a 20-bit timer, and a wait-state generator.

Because of their strong performance, low cost, and easy-to-use development environment, 'C2xx-generation DSPs are an ideal choice for applications such as smart phones, digital cameras, modems, remote metering, and security systems.

Table 2 provides a comparison of the devices in the 'C2xx generation. It shows the capacity of on-chip RAM and ROM, the number of serial and parallel I/O ports, the execution time of one machine cycle, and the type of package with total pin count.

Core power dissipation. For complete details, see Calculation of TMS320C2xx Power Dissipation (literature number SPRA088).

다운로드 스크립트와 함께 비디오 보기 동영상
TI에서 제공하는 설계 지원 없음

이 제품은 새로운 콘텐츠 또는 소프트웨어 업데이트와 같은 새로운 프로젝트에 대한 TI의 지속적인 설계 지원을 받지 않습니다. 가능한 경우 제품 폴더에서 관련 자료, 소프트웨어 및 툴을 확인할 수 있습니다. TI E2ETM 지원 포럼에서 보관된 정보를 검색할 수도 있습니다.

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
7개 모두 보기
유형 직함 날짜
* Data sheet Digital Signal Processors datasheet (Rev. B) 1998/08/30
Application brief Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP 2000/04/27
Application note Interfacing the TLV1572 Analog-to-Digital Converter to the TMS320C203 DSP (Rev. B) 1999/05/11
Application note Interfacing the TLV1544 Analog-to-Digital Converter to the TMS320C203 DSP (Rev. A) 1999/02/15
Application note Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP 1998/02/01
Application note Designing the TMS320C203 DSP Development Board for TMS320C203 Evaluation 1997/07/01
Application note Implementing Circular Buffers With Bit-Reversed Addressing 1997/07/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

IDE, 구성, 컴파일러 또는 디버거

CODECOMPOSER — Code Composer IDE - TMS320C3x/C4x 장치

Additional Information


Code Composer v4 was the last release of the Code Composer IDE that supported older digital signal processors such as TMS320C3x/4x and TMS320C2x/C5x.  There were different versions for these families. These products are no longer available for purchase or download. (...)

패키지 CAD 기호, 풋프린트 및 3D 모델
LQFP (PZ) 100 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상