TPS53626
- Intel VR13 Serial VID (SVID) Compliant
- 1- or 2-Phase Operation
- Default Configuration Mode for VR13 VCCIO and VMCP
- Supports Both Droop and Non-Droop Applications
- 8-Bit DAC with 5-mV Step
- Output Range: 0.25 V to 1.52 V
- Optimized Efficiency at Light and Heavy Loads
- 8 Independent Levels of Overshoot Reduction (OSR) and Undershoot Reduction (USR)
- Driverless Configuration for Efficient High-Frequency Switching
- Supports Discrete, Power Block, Power Stage or DrMOS MOSFET Implementations
- Accurate, Adjustable Voltage Positioning
- 300-kHz to 1-MHz Frequency Selections
- Patented AutoBalance Phase Balancing
- Programmable ON-Pulse Extension for Load Transient Boost
- Programmable Auto DCM and CCM Operation
- Selectable 8-level Current Limit
- 4.5-V to 28-V Conversion Voltage Range
- Small, 4 mm × 4 mm, 32-Pin, VQFN PowerPad Package
The TPS53626 device is a driverless, VR13 SVID compliant, synchronous buck controller.Advanced control features such as D-CAP+ architecture with overlapping pulse support undershoot reduction (USR) and overshoot reduction (OSR) provide fasttransient response, lowest output capacitance and high efficiency. The device also supportssingle-phase operation in CCM or DCM for light-load efficiency boost. The device integrates a fullset of VR13 I/O features including VR_READY (PGOOD), ALERT and VR_HOT. The SVID interface address allows programming from 00h to 07h.Adjustable control of VOUT slew rate can be programmed as high as20mV/uS.
Paired with the TI NexFET Power Stage, this totalsolution delivers exceptionally high speed and low switching loss. The TPS53626 also offers four default modes that configure VCCIO and VMCP settings with one single external resistor to savecomponent count and board space.
The TPS53626 device package is a space saving, thermally enhanced 32-pin VQFN packagethat operates from –40°C to 105°C.
For all available packages, see the orderable addendum at the end of the document.기술 자료
유형 | 직함 | 날짜 | ||
---|---|---|---|---|
* | Data sheet | 2-Phase, D-CAP+™ Step-Down Controller for VR13 CPU VCORE and DDR Memory datasheet | 2015/07/09 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
---|---|---|
VQFN (RSM) | 32 | Ultra Librarian |
주문 및 품질
- RoHS
- REACH
- 디바이스 마킹
- 납 마감/볼 재질
- MSL 등급/피크 리플로우
- MTBF/FIT 예측
- 물질 성분
- 인증 요약
- 지속적인 신뢰성 모니터링
- 팹 위치
- 조립 위치