Home Interface LVDS, M-LVDS & PECL ICs
Home
Interface
LVDS, M-LVDS & PECL ICs

SN65LVDT2

ACTIVE

Single LVDS receiver

Order now
Data sheet

SN65LVDT2

ACTIVE
Data sheet Order now

Product details

Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 1 Supply voltage (V) 2.5, 3.3 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Receiver Protocols LVDS Number of transmitters 0 Number of receivers 1 Supply voltage (V) 2.5, 3.3 Signaling rate (Mbps) 400 Input signal LVDS Output signal LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² 4.9 x 6 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates (1) up to:
    • 630Mbps for Drivers
    • 400Mbps for Receivers
  • Operates From a 2.4V to 3.6V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9kV
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350mV Into a 100Ω Load
  • Propagation Delay Times
    • 1.7ns Typical Driver
    • 2.5ns Typical Receiver
  • Power Dissipation at 200MHz
    • 25mW Typical Driver
    • 60mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5V Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5V
  • Receiver Output and Inputs are High-Impedance With VCC < 1.5V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100mV

(1)The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second)
  • Meets or Exceeds the ANSI TIA/EIA-644 Standard
  • Designed for Signaling Rates (1) up to:
    • 630Mbps for Drivers
    • 400Mbps for Receivers
  • Operates From a 2.4V to 3.6V Supply
  • Available in SOT-23 and SOIC Packages
  • Bus-Terminal ESD Exceeds 9kV
  • Low-Voltage Differential Signaling With Typical Output Voltages of 350mV Into a 100Ω Load
  • Propagation Delay Times
    • 1.7ns Typical Driver
    • 2.5ns Typical Receiver
  • Power Dissipation at 200MHz
    • 25mW Typical Driver
    • 60mW Typical Receiver
  • LVDT Receiver Includes Line Termination
  • Low Voltage TTL (LVTTL) Level Driver Input Is 5V Tolerant
  • Driver Is Output High-Impedance with VCC < 1.5V
  • Receiver Output and Inputs are High-Impedance With VCC < 1.5V
  • Receiver Open-Circuit Fail Safe
  • Differential Input Voltage Threshold Less Than 100mV

(1)The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second)

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247mV into a 100Ω load at signaling rates up to 630Mbps for drivers and 400Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247mV into a 100Ω load at signaling rates up to 630Mbps for drivers and 400Mbps for receivers.

When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.

The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.
filter Find other LVDS, M-LVDS & PECL ICs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet SN65LVDxx High-Speed Differential Line Drivers and Receivers datasheet (Rev. M) PDF | HTML 01 Mar 2024
Application brief LVDS to Improve EMC in Motor Drives 27 Sep 2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 03 Aug 2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16 May 2018
Application note An Overview of LVDS Technology 05 Oct 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65LVDT2 IBIS Model (Rev. B)

SLLC022B.ZIP (194 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian
SOT-23 (DBV) 5 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos