SN75115

ACTIVE

Dual Differential Line Receiver

Product details

Protocols TTL Rating Catalog Operating temperature range (°C) 0 to 70
Protocols TTL Rating Catalog Operating temperature range (°C) 0 to 70
PDIP (N) 16 181.42 mm² 19.3 x 9.4 SOIC (D) 16 59.4 mm² 9.9 x 6 SOP (NS) 16 79.56 mm² 10.2 x 7.8
  • Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs
  • Single 5-V Supply
  • Differential Line Operation
  • Dual-Channel Operation
  • TTL Compatible
  • ±15-V Common-Mode Input Voltage Range
  • Optional-Use Built-In 130-Line-
    Terminating Resistor
  • Individual Frequency-Response Controls
  • Individual Channel Strobes
  • Designed for Use With SN55113, SN75113, SN55114, and SN75114 Drivers
  • Designed to Be Interchangeable With National DS9615 Line Receivers
  • Choice of Open-Collector or Active Pullup (Totem-Pole) Outputs
  • Single 5-V Supply
  • Differential Line Operation
  • Dual-Channel Operation
  • TTL Compatible
  • ±15-V Common-Mode Input Voltage Range
  • Optional-Use Built-In 130-Line-
    Terminating Resistor
  • Individual Frequency-Response Controls
  • Individual Channel Strobes
  • Designed for Use With SN55113, SN75113, SN55114, and SN75114 Drivers
  • Designed to Be Interchangeable With National DS9615 Line Receivers

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the differential input voltage. The open-collector output configuration permits the wire-ANDing of similar TTL outputs (such as SN5401/SN7401) or other SN55115/SN75115 line receivers. This permits a level of logic to be implemented without extra delay.

The output stages are similar to TTL totem-pole outputs, but with sink outputs, 1YS and 2YS, and the corresponding active pullup terminals, 1YP and 2YP, available on adjacent package pins. The frequency response and noise immunity may be provided by a single external capacitor. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.

The SN55115 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75115 is characterized for operation from 0°C to 70°C.

H = VI >= VIH min or VID more positive than VT+ max L = VI <= VIL max or VID more negative thanVT- max X = irrelevant

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the differential input voltage. The open-collector output configuration permits the wire-ANDing of similar TTL outputs (such as SN5401/SN7401) or other SN55115/SN75115 line receivers. This permits a level of logic to be implemented without extra delay.

The output stages are similar to TTL totem-pole outputs, but with sink outputs, 1YS and 2YS, and the corresponding active pullup terminals, 1YP and 2YP, available on adjacent package pins. The frequency response and noise immunity may be provided by a single external capacitor. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.

The SN55115 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75115 is characterized for operation from 0°C to 70°C.

H = VI >= VIH min or VID more positive than VT+ max L = VI <= VIL max or VID more negative thanVT- max X = irrelevant

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
SN65C1167E ACTIVE Dual Differential Drivers and Receivers With +/-8-kV IEC ESD Protection Improved 8kV IEC ESD

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Dual Differential Line Receivers datasheet (Rev. D) 05 May 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian
SOP (NS) 16 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos