CD4066B-Q1
- Qualified for Automotive Applications
- 15-V Digital or ±7.5-V Peak-to-Peak Switching
- 125-Ω Typical On-State Resistance for 15-V Operation
- Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range
- On-State Resistance Flat Over Full Peak-to-Peak Signal Range
- High On/Off Output-Voltage Ratio: 80 dB Typical at fis = 10 kHz, RL = 1 kύ
- High Degree of Linearity: <0.5% Distortion Typical at fis = 1 kHz, Vis = 5 V p-p,
VDD – VSS ≥ 10 V, RL = 10 kΩ - Extremely Low Off-State Switch Leakage, Resulting in Very Low Offset Current
and High Effective Off-State Resistance: 10 pA Typical at VDD – VSS = 10 V,
TA = 25°C - Extremely High Control Input Impedance (Control Circuit Isolated From Signal Circuit):
1012 Ω Typical - Low Crosstalk Between Switches: –50 dB Typical at fis = 8 MHz, RL = 1 kΩ
- Matched Control-Input to Signal-Output Capacitance: Reduces Output Signal Transients
- Frequency Response, Switch On = 40 MHz Typical
- 100% Tested for Quiescent Current at 20 V
- 5-V, 10-V, and 15-V Parametric Ratings
- Latch-Up Exceeds 100mA per JESD78 - Class I
- Meets All Requirements of JEDEC Tentative Standard No. 13-B,
Standard Specifications for Description of "B" Series CMOS Devices - APPLICATIONS
- Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control,
Demodulator, Chopper, Commutating Switch - Digital Signal Switching/Multiplexing
- Transmission-Gate Logic Implementation
- Analog-to-Digital and Digital-to-Analog Conversion
- Digital Control of Frequency, Impedance, Phase, and Analog-Signal Gain
- Analog Signal Switching/Multiplexing: Signal Gating, Modulator, Squelch Control,
The CD4066B-Q1 is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full signal-input range.
The CD4066B-Q1 consists of four bilateral switches, each with independent controls. Both the p and the n devices in a given switch are biased on or off simultaneously by the control signal. As shown in , the well of the n-channel device on each switch is tied to either the input (when the switch is on) or to VSS (when the switch is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and, thus, keeps the on-state resistance low over the full operating-signal range.
The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold applications, the CD4016B is recommended.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | CMOS Quad Bilateral Switch, CD4066B-Q1 datasheet | 2011年 4月 1日 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點