產品詳細資料

Function General-purpose timer Iq (typ) (mA) 3 Rating Catalog Operating temperature range (°C) 0 to 70 Supply voltage (max) (V) 16 Supply voltage (min) (V) 4.5
Function General-purpose timer Iq (typ) (mA) 3 Rating Catalog Operating temperature range (°C) 0 to 70 Supply voltage (max) (V) 16 Supply voltage (min) (V) 4.5
PDIP (P) 8 92.5083 mm² 9.81 x 9.43 SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Direct Replacement for SE555/NE555
  • Timing from Microseconds through Hours
  • Operates in Both Astable and Monostable Modes
  • Adjustable Duty Cycle
  • Output Can Source or Sink 200 mA
  • Output and Supply TTL Compatible
  • Temperature Stability Better than 0.005% per °C
  • Normally On and Normally Off Output
  • Available in 8-pin VSSOP Package
  • Direct Replacement for SE555/NE555
  • Timing from Microseconds through Hours
  • Operates in Both Astable and Monostable Modes
  • Adjustable Duty Cycle
  • Output Can Source or Sink 200 mA
  • Output and Supply TTL Compatible
  • Temperature Stability Better than 0.005% per °C
  • Normally On and Normally Off Output
  • Available in 8-pin VSSOP Package

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet LM555 Timer datasheet (Rev. D) PDF | HTML 2014年 10月 21日
Application note Considering TI Smart DACs As an Alternative to 555 Timers PDF | HTML 2021年 9月 2日
Application note HS Load/Line Transient Jigs and App Rpt for Testing POL Regulators 2013年 4月 30日
Application note AN-694 A DMOS 3A, 55V, H-Bridge: The LMD18200 (Rev. C) 2013年 4月 26日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (P) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片