LMH0341

現行

具迴路通過和 LVDS 介面的 3G HD/SD DVB-ASI SDI 解串器

產品詳細資料

Function Deserializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 520 Data rate (max) (Mbps) 2970 Control interface Pin/SMBus Operating temperature range (°C) -40 to 85
Function Deserializer Supply voltage (V) 2.5, 3.3 Power consumption (mW) 520 Data rate (max) (Mbps) 2970 Control interface Pin/SMBus Operating temperature range (°C) -40 to 85
WQFN (RHS) 48 49 mm² 7 x 7
  • 5-Bit LVDS Interface
  • No External VCO or Clock Required
  • Reclocked Serial Loopthrough With Cable Driver
  • Powerdown Mode
  • 3.3V SMBus Configuration Interface
  • Small 48-Pin WQFN Package
  • Industrial Temperature range: -40°C to +85°C

Key Specifications

  • Output compliant with SMPTE 259M-C, SMPTE 292M, SMPTE 424M and DVB-ASI
  • Typical power dissipation: 590 mW (loopthrough disabled, 3G datarate)
  • 0.6 UI Minimum Input Jitter Tolerance

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.

  • 5-Bit LVDS Interface
  • No External VCO or Clock Required
  • Reclocked Serial Loopthrough With Cable Driver
  • Powerdown Mode
  • 3.3V SMBus Configuration Interface
  • Small 48-Pin WQFN Package
  • Industrial Temperature range: -40°C to +85°C

Key Specifications

  • Output compliant with SMPTE 259M-C, SMPTE 292M, SMPTE 424M and DVB-ASI
  • Typical power dissipation: 590 mW (loopthrough disabled, 3G datarate)
  • 0.6 UI Minimum Input Jitter Tolerance

All trademarks are the property of their respective owners. TRI-STATE is a trademark of Texas Instruments.

The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.

The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.

The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.

The LMH0341/0041/0071/0051 SDI Deserializers are part of TI’s family of FPGA-Attach SER/DES products supporting 5-bit LVDS interfaces with FPGAs. When paired with a host FPGA the LMH0341 automatically detects the incoming data rate and decodes the raw 5-bit data words compliant to any of the following standards: DVB-ASI, SMPTE 259M, SMPTE 292M, or SMPTE 424M. See for details on which Standards are supported per device.

The interface between the LMH0341 and the host FPGA consists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus interface. No external VCOs or clocks are required. The LMH0341 CDR detects the frequency from the incoming data stream, generates a clean clock and transmits both clock and data to the host FPGA. The LMH0341, LMH0041 and LMH0071 include a serial reclocked loopthrough with integrated SMPTE compliant cable driver. Refer to for a complete listing of single channel deserializers offered in this family.

The FPGA-Attach SER/DES product family is supported by a suite of IP which allows the design engineer to quickly develop video applications using the SER/DES products. The product is packaged in a physically small 48 pin WQFN package.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet LMH0341/041/071/051 3Gbps, HD, SD, DVB-ASI SDI Deserializr w/Loopthru & LVDS I/F datasheet (Rev. Q) 2013年 4月 16日
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) 2017年 4月 5日
Application note AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) 2013年 4月 26日
Application note AN-1972 Board Layout Challenges in Serial Digital Interface (Rev. C) 2013年 4月 26日
Application note AN-1988 LMH0340 / LMH0341 SerDes Family LVDS Timing Overview (Rev. A) 2013年 4月 26日
Application note AN-2145 Power Considerations for SDI Products (Rev. B) 2013年 4月 26日
Application note AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 2013年 4月 26日
Application note Triple Rate SDI IP FPGA Resource Utilization on SDXILEVK/AES-EXP-SDI-G Ref Dsgn (Rev. A) 2013年 4月 26日
Application note High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems 2009年 11月 12日
Application note DS25CP104 in 3G SDI Router Application 2008年 8月 20日
Application note A 3 Gbps SDI Connectivity Solution Supporting Uncompressed 1080p60 Video 2008年 3月 18日
Design guide Broadcast Video Owner's Manual 2006年 11月 17日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

程式碼範例或展示

BROADCAST_VIDEO_SERDES_IP — 適用於 LVDS 介面 SDI SerDes 的廣播視訊支援代碼

We have developed a family of serializers and deserializers intended to support the serial digital interface (SDI) standards of the Society of Motion Picture and Television Engineers (SMPTE). These devices connect to a host FPGA through a moderate speed, moderate width (600 Mbps, 5 bits wide) (...)
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RHS) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片