產品詳細資料

Technology family AHC Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 1 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 10 Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
Technology family AHC Supply voltage (min) (V) 2 Supply voltage (max) (V) 5.5 Number of channels 1 IOL (max) (mA) 8 IOH (max) (mA) -8 Supply current (max) (µA) 10 Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-5X3 (DRL) 5 2.56 mm² 1.6 x 1.6 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1
  • Operating range 2 V to 5.5 V
  • Max tpd of 6.5 ns at 5 V
  • Low power consumption, 10-µA max ICC
  • ±8-mA output drive at 5 V
  • Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time
  • Latch-up performance exceeds 250 mA per JESD 17
  • Operating range 2 V to 5.5 V
  • Max tpd of 6.5 ns at 5 V
  • Low power consumption, 10-µA max ICC
  • ±8-mA output drive at 5 V
  • Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time
  • Latch-up performance exceeds 250 mA per JESD 17

The SN74AHC1G04 contains one inverter gate. The device performs the Boolean function Y = A.

The SN74AHC1G04 contains one inverter gate. The device performs the Boolean function Y = A.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
SN74LVC1G04 現行 單路 1.65-V 至 5.5-V 逆變器 Shorter average propagation delay (5.5ns), higher average drive strength (24mA)

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 21
類型 標題 日期
* Data sheet SN74AHC1G04 Single Inverter Gate datasheet (Rev. V) PDF | HTML 2024年 2月 1日
Product overview Configurable Timed Reset Using Discrete Logic (Rev. A) PDF | HTML 2023年 5月 2日
Application note Implications of Slow or Floating CMOS Inputs (Rev. E) 2021年 7月 26日
Selection guide Little Logic Guide 2018 (Rev. G) 2018年 7月 6日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note How to Select Little Logic (Rev. A) 2016年 7月 26日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Product overview Design Summary for WCSP Little Logic (Rev. B) 2004年 11月 4日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
Application note Selecting the Right Level Translation Solution (Rev. A) 2004年 6月 22日
Application note Advanced High-Speed CMOS (AHC) Logic Family (Rev. C) 2002年 12月 2日
Application note Texas Instruments Little Logic Application Report 2002年 11月 1日
Application note TI IBIS File Creation, Validation, and Distribution Processes 2002年 8月 29日
Design guide AHC/AHCT Designer's Guide February 2000 (Rev. D) 2000年 2月 24日
Application note Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A) 1999年 9月 8日
Product overview Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C) 1998年 4月 1日
Application note Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices 1997年 12月 1日
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 1997年 8月 1日
Application note CMOS Power Consumption and CPD Calculation (Rev. B) 1997年 6月 1日
Application note Live Insertion 1996年 10月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
向經銷商購買
模擬型號

SN74AHC1G04 Behavioral SPICE Model

SCLM274.ZIP (7 KB) - PSpice Model
模擬型號

SN74AHC1G04 IBIS Model

SCLM003.ZIP (13 KB) - IBIS Model
模擬型號

SN74AHC1G04 TINA-TI Reference Design

SCLM113.TSC (25 KB) - TINA-TI Reference Design
模擬型號

SN74AHC1G04 TINA-TI Spice Model

SCLM114.ZIP (3 KB) - TINA-TI Spice Model
模擬型號

SN74AHC1G04H IBIS Model

SCLM028.ZIP (6 KB) - IBIS Model
模擬型號

SN74AHC1G04H IBIS Model

SCLM029.ZIP (5 KB) - IBIS Model
模擬型號

SN74AHC1G04H IBIS Model

SCLM030.ZIP (6 KB) - IBIS Model
模擬型號

SN74AHC1G04H IBIS Model

SCLM031.ZIP (5 KB) - IBIS Model
參考設計

TIDA-01434 — 適用於 24 位元 ADC 的隔離式、無變壓器、雙極供電參考設計

This isolated, 3.65-mm thin reference design enables highly-integrated, bipolar input and high-performance solutions with a 24-bit delta-sigma analog-to-digital converter (ADC). Modern analog input modules need high performance in different aspects such as higher channel density at the same room (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01056 — 最小化 EMI 的同時最佳化電源供應效率的 20 位元 1MSPS DAQ 參考設計

This reference design for high performance data acquisition (DAQ) systems optimizes power stage in order to reduce power consumption and minimize the effect of EMI from switching regulator by using LMS3635-Q1 buck converter.  This reference designs yields 7.2% efficiency improvement at most (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01054 — 用於消除高效能 DAQ 系統中的 EMI 影響的多軌電源參考設計

The TIDA-01054 reference design helps eliminate the performance degrading effects of EMI on Data Acquisition (DAQ) systems greater than 16 bits with the help of the LM53635 buck converter. The buck converter enables the designer to place power solutions close to the signal path without the (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-070005 — 3 至 7 VIN、24-A 輸出、0.95-VOUT、航太級電流共享負載點 (POL) 參考設計

This is a 24-A DC/DC space power hardware reference design.

As FPGA and ASIC technology advances, the core voltage requirements get lower but the current demand is larger. The newest space grade FPGAs and ASICS require low voltage and high currents for their core power consumption. These high (...)

Design guide: PDF
電路圖: PDF
參考設計

TIDA-01055 — 適用於高效能 DAQ 系統的 ADC 電壓參考緩衝器最佳化參考設計

The TIDA-01055 reference design for high performance DAQ Systems optimizes the ADC reference buffer to improve SNR performance and reduce power consumption with the TI OPA837 high-speed op amp. This device is used in a composite buffer configuration and provides a 22% power improvement over (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01057 — 將真正 10Vpp 差分輸入的訊號動態範圍最大化至 20 位元 ADC 的參考設計

This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01037 — 可實現最大 SNR 和取樣率的 20 位元 1 MSPS 隔離器最佳化資料採集參考設計

TIDA-01037 is a 20-bit, 1 MSPS isolated analog input data acquisition reference design that utilizes two different isolator devices to maximize signal chain SNR and sample rate performance. For signals requiring low jitter, such as ADC sampling clocks, TI’s ISO73xx family of low jitter (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01051 — 針對自動測試設備最佳化 FPGA 利用率和數據處理能力的參考設計

The TIDA-01051 reference design is used to demonstrate optimized channel density, integration, power consumption, clock distribution and signal chain performance of very high channel count data acquisition (DAQ) systems such as those used in automatic test equipment (ATE). Using serializers, such (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01050 — 適用於 18 位元 SAR 資料轉換器的最佳化類比前端 DAQ 系統參考設計

The TIDA-01050 reference design aims to improve the integration, power consumption, performance, and clocking issues typically associated with automatic test equipment. This design is applicable to any ATE system but most applicable to systems requiring a large number of input channels.
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01052 — 使用負電源輸入改進全幅 THD 的 ADC 驅動器參考設計

The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
Design guide: PDF
電路圖: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-23 (DBV) 5 Ultra Librarian
SOT-5X3 (DRL) 5 Ultra Librarian
SOT-SC70 (DCK) 5 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片