現在提供此產品的更新版本

open-in-new 比較替代產品
可直接投入的替代產品,相較於所比較的裝置,具備升級功能
TLV9354 現行 四路、40-V、3.5-MHz、低功耗運算放大器 Wider temperature range (-40°C to 125°C), lower quiescent current (0.65 mA), wide supply voltage range (4.5 V to 40 V), and lower Vos (1.8 mV). See TL074H/TL084H for a more cost-effective option.

產品詳細資料

Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 36 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4 Rail-to-rail In to V- GBW (typ) (MHz) 4 Slew rate (typ) (V/µs) 10 Vos (offset voltage at 25°C) (max) (mV) 10 Iq per channel (typ) (mA) 3.5 Vn at 1 kHz (typ) (nV√Hz) 49 Rating Catalog Operating temperature range (°C) -40 to 105 Offset drift (typ) (µV/°C) 10 Features High Cload Drive Input bias current (max) (pA) 500000 CMRR (typ) (dB) 97 Iout (typ) (A) 0.027 Architecture Bipolar Input common mode headroom (to negative supply) (typ) (V) 0 Input common mode headroom (to positive supply) (typ) (V) -2.2 Output swing headroom (to negative supply) (typ) (V) 0.3 Output swing headroom (to positive supply) (typ) (V) -1
Number of channels 4 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 36 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 4 Rail-to-rail In to V- GBW (typ) (MHz) 4 Slew rate (typ) (V/µs) 10 Vos (offset voltage at 25°C) (max) (mV) 10 Iq per channel (typ) (mA) 3.5 Vn at 1 kHz (typ) (nV√Hz) 49 Rating Catalog Operating temperature range (°C) -40 to 105 Offset drift (typ) (µV/°C) 10 Features High Cload Drive Input bias current (max) (pA) 500000 CMRR (typ) (dB) 97 Iout (typ) (A) 0.027 Architecture Bipolar Input common mode headroom (to negative supply) (typ) (V) 0 Input common mode headroom (to positive supply) (typ) (V) -2.2 Output swing headroom (to negative supply) (typ) (V) 0.3 Output swing headroom (to positive supply) (typ) (V) -1
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOIC (D) 14 51.9 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4
  • Low Offset...3mV (Max) for A-Grade
  • Wide Gain-Bandwidth Product ...4 MHz
  • High Slew Rate . . . 13 V/µs
  • Fast Settling Time . . . 1.1 µs to 0.1%
  • Wide-Range Single-Supply Operation...4 V to 36 V
  • Wide Input Common-Mode Range Includes Ground (VCC–)
  • Low Total Harmonic Distortion . . . 0.02%
  • Large-Capacitance Drive Capability. . . 10,000 pF
  • Output Short-Circuit Protection
  • Alternative to MC33074/A and MC34074/A

  • Low Offset...3mV (Max) for A-Grade
  • Wide Gain-Bandwidth Product ...4 MHz
  • High Slew Rate . . . 13 V/µs
  • Fast Settling Time . . . 1.1 µs to 0.1%
  • Wide-Range Single-Supply Operation...4 V to 36 V
  • Wide Input Common-Mode Range Includes Ground (VCC–)
  • Low Total Harmonic Distortion . . . 0.02%
  • Large-Capacitance Drive Capability. . . 10,000 pF
  • Output Short-Circuit Protection
  • Alternative to MC33074/A and MC34074/A

Quality, low-cost, bipolar fabrication with innovative design concepts are employed for the TL3474, TL3474A operational amplifiers. These devices offer 4 MHz of gain-bandwidth product, 13-V/µs slew rate, and fast settling time without the use of JFET device technology. Although the TL3474 and TL3474A can be operated from split supplies, they are particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (VCC–). With a Darlington transistor input stage, these devices exhibit high input resistance, low input offset voltage, and high gain. The all-npn output stage, characterized by no dead-band crossover distortion and large output voltage swing, provides high-capacitance drive capability, excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical source/sink ac frequency response. These low-cost amplifiers are an alternative to the MC34074/A and MC33074/A operational amplifiers.

Quality, low-cost, bipolar fabrication with innovative design concepts are employed for the TL3474, TL3474A operational amplifiers. These devices offer 4 MHz of gain-bandwidth product, 13-V/µs slew rate, and fast settling time without the use of JFET device technology. Although the TL3474 and TL3474A can be operated from split supplies, they are particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (VCC–). With a Darlington transistor input stage, these devices exhibit high input resistance, low input offset voltage, and high gain. The all-npn output stage, characterized by no dead-band crossover distortion and large output voltage swing, provides high-capacitance drive capability, excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical source/sink ac frequency response. These low-cost amplifiers are an alternative to the MC34074/A and MC33074/A operational amplifiers.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TL3474, TL3474A datasheet (Rev. B) 2003年 7月 21日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AMP-PDK-EVM — 放大器性能開發套件評估模組

放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。

AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:

  • D (SOIC-8 和 SOIC-14)
  • PW (TSSOP-14)
  • DGK (VSSOP-8)
  • DBV (SOT23-5 和 SOT23-6)
  • DCK (SC70-5 和 SC70-6)
使用指南: PDF | HTML
模擬型號

TL3474 PSpice Model (Rev. A)

SLOJ171A.ZIP (21 KB) - PSpice Model
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
設計工具

CIRCUIT060013 — 具有 T 網路回饋電路的反相放大器

此設計可反轉輸入訊號 VIN,並使用 1000 V/V 或 60 dB 訊號增益。具有 T 回饋網路的反相放大器可在沒有較小 R4 值或超大回饋電阻器值的情況下獲得高增益。
設計工具

CIRCUIT060015 — 可調式參考電壓電路

此電路結合反相及非反相放大器,讓參考電壓可從負輸入電壓向上調整至輸入電壓。可加入增益以提高最大負參考位準。
設計工具

CIRCUIT060074 — 具有比較器電路的高壓側電流感測

此高壓側電流感測解決方案使用一個具有軌對軌輸入共模範圍的比較器,若負載電流上升到 1 A 以上,便在比較器輸出 (COMP OUT) 建立過電流警示 (OC 警示) 訊號。此實作中的 OC 訊號為低電位作動。因此當超過 1-A 閾值時,比較器輸出會變低。實作磁滯後會在負載電流降低至 0.5 A (減少 50%) 時,讓 OC-Alert 返回邏輯高狀態。此電路利用開漏輸出比較器,為控制數位邏輯輸入針腳而進行電平轉換輸出高邏輯電平。對於需要驅動 MOSFET 開關閘極的應用,建議使用具推挽輸出的比較器。
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片