TPD3F303

現行

具有 300MHz -3dB 且適用於 SIM 卡的 3 通道 5.5-V、±15kV ESD 保護和 EMI 濾波器

產品詳細資料

Package name USON, WSON Vrwm (V) 5.5 Bi-/uni-directional Bi-directional Number of channels 3 IO capacitance (typ) (pF) 20 IEC 61000-4-2 contact (±V) 15000 Features EMI Filter Clamping voltage (V) 10 Interface type Memory/SIM Card Breakdown voltage (min) (V) 6 IO leakage current (max) (nA) 100 Rating Catalog Operating temperature range (°C) -40 to 85
Package name USON, WSON Vrwm (V) 5.5 Bi-/uni-directional Bi-directional Number of channels 3 IO capacitance (typ) (pF) 20 IEC 61000-4-2 contact (±V) 15000 Features EMI Filter Clamping voltage (V) 10 Interface type Memory/SIM Card Breakdown voltage (min) (V) 6 IO leakage current (max) (nA) 100 Rating Catalog Operating temperature range (°C) -40 to 85
USON (DPV) 8 3.36 mm² 2.1 x 1.6 WSON (DQD) 8 2.295 mm² 1.7 x 1.35
  • Bidirectional EMI Filtering and Line Termination
    With Integrated ESD Protection
    • –3-dB Bandwidth 300 MHz
  • IEC 61000-4-2 Level 4 ESD Protection
    • ±15-kV Contact Discharge
    • ±15-kV Air Gap Discharge
  • DC Breakdown Voltage: 6 V (Minimum)
  • Low Leakage Current: 0.1 µA (Maximum)
  • Low Noise C-R-C Filter Topology
  • Integrated VCC Clamp Eliminates the Need for
    External ESD Protection
  • Space-Saving DPV (0.5-mm Pitch), DQD
    Packages (0.4-mm Pitch)
  • Bidirectional EMI Filtering and Line Termination
    With Integrated ESD Protection
    • –3-dB Bandwidth 300 MHz
  • IEC 61000-4-2 Level 4 ESD Protection
    • ±15-kV Contact Discharge
    • ±15-kV Air Gap Discharge
  • DC Breakdown Voltage: 6 V (Minimum)
  • Low Leakage Current: 0.1 µA (Maximum)
  • Low Noise C-R-C Filter Topology
  • Integrated VCC Clamp Eliminates the Need for
    External ESD Protection
  • Space-Saving DPV (0.5-mm Pitch), DQD
    Packages (0.4-mm Pitch)

The TPD3F303 device is a highly-integrated device that provides a three-channel Electromagnetic Interference (EMI) filter and a Transient Voltage Suppressor (TVS) based ESD protection diode array. The C-R-C based low-pass filter provides EMI protection for the data, clock, and reset lines of a SIM Card interface. Furthermore, the four-channel TVS Diode array provides IEC 61000-4-2 level 4 ESD protection for the previously mentioned signals (data, clock, reset) and the VCC power line. The TPD3F303 contains a 47-Ω termination resistor for the clock line and 100-Ω termination resistor for both the data and reset lines. The high level of integration offered by the TPD3F303 makes the device well-suited for applications like cell phones, tablets, hotspots, and PDAs.

The TPD3F303 device is a highly-integrated device that provides a three-channel Electromagnetic Interference (EMI) filter and a Transient Voltage Suppressor (TVS) based ESD protection diode array. The C-R-C based low-pass filter provides EMI protection for the data, clock, and reset lines of a SIM Card interface. Furthermore, the four-channel TVS Diode array provides IEC 61000-4-2 level 4 ESD protection for the previously mentioned signals (data, clock, reset) and the VCC power line. The TPD3F303 contains a 47-Ω termination resistor for the clock line and 100-Ω termination resistor for both the data and reset lines. The high level of integration offered by the TPD3F303 makes the device well-suited for applications like cell phones, tablets, hotspots, and PDAs.

下載 觀看有字幕稿的影片 影片
Information

Check TI.com inventory for similar products

Products with similar specifications, sorted by available TI.com inventory.

View now

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet TPD3F303 ESD Protection and EMI Filter for SIM Card Interface datasheet (Rev. A) PDF | HTML 2016年 4月 27日
User guide Reading and Understanding an ESD Protection Data Sheet (Rev. A) PDF | HTML 2023年 9月 19日
Application note ESD Packaging and Layout Guide (Rev. B) PDF | HTML 2022年 8月 18日
Analog Design Journal Design Considerations for System-Level ESD Circuit Protection 2012年 9月 25日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ESDEVM — ESD 評估模組

靜電敏感裝置 (ESD) 評估模組 (EVM) 是我們大多數 ESD 產品組合的開發平台。此電路板配備所有傳統 ESD 元件封裝,可測試任意數量的裝置。裝置可以焊接到其相應的元件封裝上,然後進行測試。對於一般高速 ESD 二極體,會實作阻抗控制的配置以取得 S 參數並取消內嵌電路板軌跡。對於非高速 ESD 二極體,其元件封裝會包含連接至測試點的軌跡,讓您輕鬆執行 DC 測試,例如崩潰電壓、保持電壓、洩漏等。電路板配置也可以透過將訊號針腳短路到訊號所在的任何地方,讓任何裝置針腳都能輕鬆地連接到電源 (VCC) 或接地。
使用指南: PDF | HTML
TI.com 無法提供
模擬型號

TPD3F303 IBIS Model

SLVM134.ZIP (5 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
USON (DPV) 8 Ultra Librarian
WSON (DQD) 8 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片