The AFE8030 evaluation module (EVM) is an RF-sampling transceiver platform that can be simultaneously configured to support up to eight-transmit eight-receive plus two-feedback (8T8R + 2FB) channels. AFE8030EVM evaluates the AFE8030, which belongs to a family of octal-channel, RF-sampling, analog front ends (AFEs) with 14-bit, 12-GSPS digital-to-analog converters (DACs), 14-bit, 4-GSPS analog-to-digital converters (ADCs), and an on-chip integrated phased-locked loop/voltage-controlled oscillator (PLL/VCO) for high-frequency clock generation in DACs and ADCs.
AFE8030EVM has the option to use dual digital up and down converters in each channel to simultaneously synthesize and digitize multiple wideband signals with high dynamic range. An on-chip integrated digital step attenuator (DSA) for the receiver channels and DSA functionality for the transmitter channels is supported. Eight JESD204B/C-compatible serializer/deserializer (SerDes) transceivers running up to 32.5 Gbps can be used for providing inputs and outputs to and from the AFE8030 through the onboard FPGA mezzanine card (FMC) connector.
AFE8030EVM includes the LMK04828 clock generator for providing a reference signal to the AFE on-chip PLL and for generating the required SYSREF signals for the JESD204B/C protocol. Also included is the option for providing an ultra-low-phase noise external clocking solution.
AFE8030EVM implements an efficient power-management solution for the required power rails to the AFE. The design interfaces with the TI pattern/capture card solution (TSW14J58EVM, sold separately), as well as many FPGA development kits.
| Type | Title | Date | ||
|---|---|---|---|---|
| Certificate | AFE8030-HBEVM EU RoHS Declaration of Conformity (DoC) | 13 Mar 2023 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.