LMK04821EVM

LMK04821EVM Dual Loop Jitter Cleaner evaluation module with 122.88 MHz VCXO

LMK04821EVM

Order now

Overview

The LMK04821EVM supports the LMK0482x family of products, the industry's highest performance clock conditioners with JEDEC JESD204B support. The dual loop PLLatinum™ architecture enables sub-100 fs jitter (12 kHz to 20 MHz) using a low noise VCXO module. The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO).

122.88 MHz VCXO comes pre-installed.  User may swap out VCXO for own custom VCXO or connect via SMA connectors.

Normally internal VCO is used PLL2, however a footprint exists for external VCO or may connect external VCO via SMA connectors.

PLL loop filters come pre-designed for default case.  If changing VCXO or VCO or other operating parameters, loop filter may be redesigned.  The Clock Design Tool or the WEBENCH Clock Architect can be used for re-designing loop filter.

Features
  1. JEDEC JESD204B support to generate pulsed SYSREF.
  2. Evaluation board configurable using CodeLoader software.
  3. Accepts differential or single-ended/LVCMOS input clock
  4. LVPECL outputs can be connected with balun to test equipment or single-ended by using 50-ohm termination on unconnected output.
Clock jitter cleaners
LMK04821 Ultra low jitter synthesizer and jitter cleaner with JESD204B support
Download View video with transcript Video

Get started

  1. Order the CDCE6214-Q1EVM
  2. Download and install TICSPRO-SW
  3. Read the CDCE6214-Q1EVM user’s guide
  4. Configure registers on TICSRPRO-SW

Order & start development

Evaluation board

LMK04821EVM — LMK04821 Evaluation Module

Log in to order
In stock / Out of stock
Limit:
Not available on TI.com
TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

No results found. Please clear your search and try again.
View all 3
Type Title Date
Certificate LMK04821EVM EU Declaration of Conformity (DoC) 02 Jan 2019
Data sheet LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs datasheet (Rev. AS) PDF | HTML 27 Sep 2017
EVM User's guide LMK04821EVM User's Guide 30 Jul 2014

Related design resources

Software development

APPLICATION SOFTWARE & FRAMEWORK
CLOCKDESIGNTOOL Clock Design Tool - Loop Filter & Device Configuration + Simulation
IDE, CONFIGURATION, COMPILER OR DEBUGGER
CODELOADER CodeLoader Software for device register programming

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos