This reference design generates a 12V/13A output from 54V DC input. The UCC2897A controls an active clamp forward converter power stage. The low gate charge and low RDSon of the CSD18532Q5B, implemented as self-driven synchronous rectifiers, allow this design to achieve a max load efficiency over 95%. The compact UCC27511 drivers simplify the gate drive circuitry for the synchronous rectifiers.
| Output voltage options | PMP9720.1 |
|---|---|
| Vin (Min) (V) | 47 |
| Vin (Max) (V) | 60 |
| Vout (Nom) (V) | 12 |
| Iout (Max) (A) | 13 |
| Output Power (W) | 156 |
| Isolated/Non-Isolated | Isolated |
| Input Type | DC |
| Topology | Forward- Active Clamp^Forward- Synchronous |
A fully assembled board has been developed for testing and performance validation only, and is not available for sale.
Download ready-to-use system files to speed your design process.
Test results for the reference design, including efficiency graphs, test prerequisites and more
Detailed schematic diagram for design layout and components
Complete listing of design components, reference designators, and manufacturers/part numbers
Detailed overview of design layout for component placement
Files used for 3D models or 2D drawings of IC components
Design file that contains information on physical board layer of design PCB
PCB layer plot file used for generating PCB design layout
Includes TI products in the design and potential alternatives.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Test report | PMP9720 Test Results | Sep. 18, 2014 |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.