SLASEY5 December 2020 DAC43701 , DAC53701
PRODUCTION DATA
When the DAC data registers are written, the voltage on DAC output (VOUT) immediately transitions to the new code following the slew rate and settling time specified in Section 7.5. The slew rate control feature allows the user to control the rate at which the output voltage (VOUT) changes. When this feature is enabled (using SLEW_RATE[3:0] bits), the DAC output changes from the current code to the code in MARGIN_HIGH (address 25h) or MARGIN_LOW (address 26h) registers (when margin high or low commands are issued to the DAC) using the step and rate set in CODE_STEP and SLEW_RATE bits. With the default slew rate control setting (CODE_STEP and SLEW_RATE bits, address D1h), the output changes smoothly at a rate limited by the output drive circuitry and the attached load. Using this feature, the output steps digitally at a rate defined by bits CODE_STEP and SLEW_RATE on address D1h. SLEW_RATE defines the rate at which the digital slew updates; CODE_STEP defines the amount by which the output value changes at each update. Table 8-3 and Table 8-4 show different settings for CODE_STEP and SLEW_RATE.
When the slew rate control feature is used, the output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output. Do not write to CODE_STEP, SLEW_RATE, or DAC_DATA during the output slew.
REGISTER ADDRESS AND NAME | CODE_STEP[2] | CODE_STEP[1] | CODE_STEP[0] | COMMENT |
---|---|---|---|---|
D1h, GENERAL_CONFIG | 0 | 0 | 0 | Code step size = 1 LSB (default) |
0 | 0 | 1 | Code step size = 2 LSB | |
0 | 1 | 0 | Code step size = 3 LSB | |
0 | 1 | 1 | Code step size = 4 LSB | |
1 | 0 | 0 | Code step size = 6 LSB | |
1 | 0 | 1 | Code step size = 8 LSB | |
1 | 1 | 0 | Code step size = 16 LSB | |
1 | 1 | 1 | Code step size = 32 LSB |
REGISTER ADDRESS AND NAME | SLEW_RATE[3] | SLEW_RATE[2] | SLEW_RATE[1] | SLEW_RATE[0] | TIME PERIOD (PER STEP) |
---|---|---|---|---|---|
D1h, GENERAL_CONFIG | 0 | 0 | 0 | 0 | 25.6 µs |
0 | 0 | 0 | 1 | 32 µs | |
0 | 0 | 1 | 0 | 38.4 µs | |
0 | 0 | 1 | 1 | 44.8 µs | |
0 | 1 | 0 | 0 | 204.8 µs | |
0 | 1 | 0 | 1 | 256 µs | |
0 | 1 | 1 | 0 | 307.2 µs | |
0 | 1 | 1 | 1 | 819.2 µs | |
1 | 0 | 0 | 0 | 1638.4 µs | |
1 | 0 | 0 | 1 | 2457.6 µs | |
1 | 0 | 1 | 0 | 3276.8 µs | |
1 | 0 | 1 | 1 | 4915.2 µs | |
1 | 1 | 0 | 0 | 12 µs | |
1 | 1 | 0 | 1 | 8 µs | |
1 | 1 | 1 | 0 | 4 µs | |
1 | 1 | 1 | 1 | 0 µs, no slew (default) |