JAJSGF2C August   2012  – October 2018 PCM5121 , PCM5122

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     Device Images
      1.      単純化したシステム図
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 Device Comparison
  7. 7 Pin Configuration and Functions
    1. 7.0.1 RHB Package I2C Mode (MODE1 tied to DGND and MODE2 tied to DVDD) Top View
    2. 7.0.2 RHB Package SPI Mode (MODE1 tied to DVDD) Top View
    3. 7.0.3 RHB Package Hardwired Mode (MODE1 tied to DGND, MODE2 tied to DGND) Top View
    4.     Pin Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements: SCK Input
    7. 8.7 Timing Requirements: XSMT
    8. 8.8 Switching Characteristics
    9. 8.9 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Terminology
      2. 9.3.2 Audio Data Interface
        1. 9.3.2.1 Audio Serial Interface
        2. 9.3.2.2 PCM Audio Data Formats
        3. 9.3.2.3 Zero Data Detect
      3. 9.3.3 XSMT Pin (Soft Mute / Soft Un-Mute)
      4. 9.3.4 Audio Processing
        1. 9.3.4.1 PCM512x Audio Processing
          1. 9.3.4.1.1 Overview
          2. 9.3.4.1.2 Software
        2. 9.3.4.2 Interpolation Filter
        3. 9.3.4.3 Fixed Audio Processing Flow (Program 5)
          1. 9.3.4.3.1 Filter Programming Changes
          2. 9.3.4.3.2 Processing Blocks – Detailed Descriptions
          3. 9.3.4.3.3 Biquad Section
          4. 9.3.4.3.4 Dynamic Range Compression
          5. 9.3.4.3.5 Stereo Mixer
          6. 9.3.4.3.6 Stereo Multiplexer
          7. 9.3.4.3.7 Mono Mixer
          8. 9.3.4.3.8 Master Volume Control
          9. 9.3.4.3.9 Miscellaneous Coefficients
      5. 9.3.5 DAC Outputs
        1. 9.3.5.1 Analog Outputs
        2. 9.3.5.2 Recommended Output Filter for the PCM512x
        3. 9.3.5.3 Choosing Between VREF and VCOM Modes
          1. 9.3.5.3.1 Voltage Reference and Output Levels
          2. 9.3.5.3.2 Mode Switching Sequence, from VREF Mode to VCOM Mode
        4. 9.3.5.4 Digital Volume Control
          1. 9.3.5.4.1 Emergency Ramp-Down
        5. 9.3.5.5 Analog Gain Control
      6. 9.3.6 Reset and System Clock Functions
        1. 9.3.6.1 Clocking Overview
        2. 9.3.6.2 Clock Slave Mode With Master and System Clock (SCK) Input (4 Wire I2S)
        3. 9.3.6.3 Clock Slave Mode With BCK PLL to Generate Internal Clocks (3-Wire PCM)
        4. 9.3.6.4 Clock Generation Using the PLL
        5. 9.3.6.5 PLL Calculation
          1. 9.3.6.5.1 Examples:
            1. 9.3.6.5.1.1 Recommended PLL Settings
        6. 9.3.6.6 Clock Master Mode from Audio Rate Master Clock
        7. 9.3.6.7 Clock Master from a Non-Audio Rate Master Clock
    4. 9.4 Device Functional Modes
      1. 9.4.1 Choosing a Control Mode
        1. 9.4.1.1 Software Control
          1. 9.4.1.1.1 SPI Interface
            1. 9.4.1.1.1.1 Register Read and Write Operation
          2. 9.4.1.1.2 I2C Interface
            1. 9.4.1.1.2.1 Slave Address
            2. 9.4.1.1.2.2 Register Address Auto-Increment Mode
            3. 9.4.1.1.2.3 Packet Protocol
            4. 9.4.1.1.2.4 Write Register
            5. 9.4.1.1.2.5 Read Register
            6. 9.4.1.1.2.6 Timing Characteristics
      2. 9.4.2 VREF and VCOM Modes
    5. 9.5 Programming
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
  11. 11Power Supply Recommendations
    1. 11.1 Power Supply Distribution and Requirements
    2. 11.2 Recommended Powerdown Sequence
      1. 11.2.1 XSMT = 0
      2. 11.2.2 Clock Error Detect
      3. 11.2.3 Planned Shutdown
      4. 11.2.4 Unplanned Shutdown
    3. 11.3 External Power Sense Undervoltage Protection Mode
    4. 11.4 Power-On Reset Function
      1. 11.4.1 Power-On Reset, DVDD 3.3-V Supply
      2. 11.4.2 Power-On Reset, DVDD 1.8-V Supply
    5. 11.5 PCM512x Power Modes
      1. 11.5.1 Setting Digital Power Supplies and I/O Voltage Rails
      2. 11.5.2 Power Save Modes
      3. 11.5.3 Power Save Parameter Programming
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Register Maps
    1. 13.1 PCM512x Register Map
      1. 13.1.1 Detailed Register Descriptions
        1. 13.1.1.1 Register Map Summary
        2. 13.1.1.2 Page 0 Registers
        3. 13.1.1.3 Page 1 Registers
        4. 13.1.1.4 Page 44 Registers
        5. 13.1.1.5 Page 253 Registers
      2. 13.1.2 PLL Tables for Software Controlled Devices
      3. 13.1.3 Coefficient Data Formats
      4. 13.1.4 Power Down and Reset Behavior
  14. 14デバイスおよびドキュメントのサポート
    1. 14.1 開発サポート
    2. 14.2 ドキュメントのサポート
    3. 14.3 関連リンク
    4. 14.4 ドキュメントの更新通知を受け取る方法
    5. 14.5 コミュニティ・リソース
    6. 14.6 商標
    7. 14.7 静電気放電に関する注意事項
    8. 14.8 Glossary
  15. 15メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

8.5 Electrical Characteristics

TA = 25°C, AVDD = CPVDD = DVDD = 3.3 V, fS = 48 kHz, system clock = 512 fS and 24-bit data (unless otherwise noted).
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Resolution 16 24 32 Bits
DIGITAL INPUT/OUTPUT
Logic Family: 3.3-V LVCMOS Compatible
VIH Input logic level, high 0.7 × DVDD V
VIL Input logic level, low 0.3 × DVDD V
IIH Input logic current, high VIN = VDD 10 µA
IIL Input logic current, low VIN = 0 V –10 µA
VOH Output logic level, high IOH = –4 mA 0.8 × DVDD V
VOL Output logic level, low IOL = 4 mA 0.22 × DVDD V
Logic Family 1.8-V LVCMOS Compatible
VIH Input logic level, high 0.7 × DVDD V
VIL Input logic level, low 0.3 × DVDD V
IIH Input logic current, high VIN = VDD 10 µA
IIL Input logic current, low VIN = 0 V –10 µA
VOH Output logic level, high IOH = –2 mA 0.8 × DVDD V
VOL Output logic level, low IOL = 2 mA 0.22 × DVDD V
DYNAMIC PERFORMANCE (PCM MODE)(1)(2)
THD+N at –1 dB(2) fS = 48 kHz –93 –83 dB
fS = 96 kHz –93
fS = 192 kHz –93
Dynamic range(2) EIAJ, A-weighted, fS = 48 kHz 108 112 dB
EIAJ, A-weighted, fS = 96 kHz 112
EIAJ, A-weighted, fS = 192 kHz 112
Signal-to-noise ratio(2) EIAJ, A-weighted, fS = 48 kHz 112 dB
EIAJ, A-weighted, fS = 96 kHz 112
EIAJ, A-weighted, fS = 192 kHz 112
Signal-to-noise ratio with analog mute(2)(3) EIAJ, A-weighted, fS = 48 kHz 113 123 dB
EIAJ, A-weighted, fS = 96 kHz 113 123
EIAJ, A-weighted, fS = 192 kHz 113 123
Channel separation fS = 48 kHz 100 / 95 109 / 103 dB
fS = 96 kHz 100 / 95 109 / 103
fS = 192 kHz 100 / 95 109 / 103
ANALOG OUTPUT
Single-ended output voltage 2.1 VRMS
Gain error –6 ±2.0 6 % of FSR
Gain mismatch, channel-to-channel –6 ±0.5 6 % of FSR
Load impedance 5 kΩ
FILTER CHARACTERISTICS–1: NORMAL (8x)
Pass band 0.45 × fS kHz
Stop band 0.55 × fS kHz
Stop band attenuation –60 dB
Pass-band ripple ±0.02 dB
Delay time 20 × tS s
FILTER CHARACTERISTICS–2: LOW LATENCY (8x)
Pass band 0.47 × fS kHz
Stop band 0.55 × fS kHz
Stop band attenuation –52 dB
Pass-band ripple ±0.0001 dB
Delay time 3.5 × tS s
FILTER CHARACTERISTICS–3: ASYMMETRIC FIR (8x)
Pass band 0.4 × fS kHz
Stop band 0.72 × fS kHz
Stop band attenuation –52 dB
Pass-band ripple ±0.05 dB
Delay time 1.2 × tS s
FILTER CHARACTERISTICS–4: HIGH-ATTENUATION (8x)
Pass band 0.45 × fS kHz
Stop band 0.45 × fS kHz
Stop band attenuation –100 dB
Pass-band ripple ±0.0005 dB
Delay time 33.7 × tS s
POWER SUPPLY REQUIREMENTS
DVDD Digital supply voltage Target DVDD = 1.8 V 1.65 1.8 1.95 VDC
DVDD Digital supply voltage Target DVDD = 3.3 V 3 3.3 3.6 VDC
AVDD Analog supply voltage 3 3.3 3.6 VDC
CPVDD Charge-pump supply voltage 3 3.3 3.6 VDC
IDD DVDD supply current at 1.8 V fS = 48 kHz, input is bipolar zero data 11 14 mA
fS = 96 kHz, input is bipolar zero data 12
fS = 192 kHz, input is bipolar zero data 14
IDD DVDD supply current at 1.8 V fS = 48 kHz, input is 1 kHz – 1 dBFS data 11 14 mA
fS = 96 kHz, input is 1 kHz – 1 dBFS data 12
fS = 192 kHz, input is 1 kHz – 1 dBFS data 14
IDD DVDD supply current at 1.8 V(4) fS = N/A, power-down mode 0.3 0.6 mA
IDD DVDD supply current at 3.3 V fS = 48 kHz, input is bipolar zero data 12 15 mA
fS = 96 kHz, input is bipolar zero data 13
fS = 192 kHz, input is bipolar zero data 15
IDD DVDD supply current at 3.3 V fS = 48 kHz, input is 1 kHz – 1 dBFS data 12 15 mA
fS = 96 kHz, input is 1 kHz – 1 dBFS data 13
fS = 192 kHz, input is 1 kHz – 1 dBFS data 15
IDD DVDD supply current at 3.3 V(4) fS = N/A, power-down mode 0.5 0.8 mA
ICC AVDD + CPVDD supply current fS = 48 kHz, input is bipolar zero data 11 16 mA
fS = 96 kHz, input is bipolar zero data 11
fS = 192 kHz, input is bipolar zero data 11
ICC AVDD + CPVDD supply current fS = 48 kHz, input is 1 kHz – 1 dBFS data 24 32 mA
fS = 96 kHz, input is 1 kHz – 1 dBFS data 24
fS = 192 kHz, input is 1 kHz – 1 dBFS data 24
ICC AVDD + CPVDD supply current(4) fS = N/A, power-down mode 0.2 0.4 mA
Power dissipation, DVDD = 1.8 V fS = 48 kHz, input is bipolar zero data 59.4 78 mW
fS = 96 kHz, input is bipolar zero data 61.2
fS = 192 kHz, input is bipolar zero data 64.8
Power dissipation, DVDD = 1.8 V fS = 48 kHz, input is 1 kHz – 1 dBFS data 99 130.8 mW
fS = 96 kHz, input is 1 kHz – 1 dBFS data 100.8
fS = 192 kHz, input is 1 kHz – 1 dBFS data 104.4
Power dissipation, DVDD = 1.8 V(4) fS = N/A, power-down mode 1.2 mW
Power dissipation, DVDD = 3.3 V fS = 48 kHz, input is bipolar zero data 79.2 103 mW
fS = 96 kHz, input is bipolar zero data 82.5
fS = 192 kHz, input is bipolar zero data 89.1
Power dissipation, DVDD = 3.3 V fS = 48 kHz, input is 1 kHz – 1 dBFS data 118.8 155 mW
fS = 96 kHz, input is 1 kHz – 1 dBFS data 122.1
fS = 192 kHz, input is 1 kHz – 1 dBFS data 128.7
Power dissipation, DVDD = 3.3 V(4) fS = N/A, power-down mode 2.3 4 mW
(1) Filter condition: THD+N: 20-Hz HPF, 20-kHz AES17 LPF Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted Channel separation: 20-Hz HPF, 20-kHz AES17 LPF Analog performance specifications are measured using the System Two Cascade™ audio measurement system by Audio Precision™ in the RMS mode.
(2) Output load is 10 kΩ, with 470-Ω output resistor and a 2.2-nF shunt capacitor (see Recommended Output Filter for the PCM512x).
(3) Assert XSMT or both L-ch and R-ch PCM data are BPZ
(4) Power-down mode, with LRCK, BCK, and SCK halted at low level.