JAJSGF2C August   2012  – October 2018 PCM5121 , PCM5122

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     Device Images
      1.      単純化したシステム図
  4. 4 改訂履歴
  5. 5 概要（続き）
  6. 6 Device Comparison
  7. 7 Pin Configuration and Functions
    1. 7.0.1 RHB Package I2C Mode (MODE1 tied to DGND and MODE2 tied to DVDD) Top View
    2. 7.0.2 RHB Package SPI Mode (MODE1 tied to DVDD) Top View
    3. 7.0.3 RHB Package Hardwired Mode (MODE1 tied to DGND, MODE2 tied to DGND) Top View
    4.     Pin Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements: SCK Input
    7. 8.7 Timing Requirements: XSMT
    8. 8.8 Switching Characteristics
    9. 8.9 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Terminology
      2. 9.3.2 Audio Data Interface
        1. 9.3.2.1 Audio Serial Interface
        2. 9.3.2.2 PCM Audio Data Formats
        3. 9.3.2.3 Zero Data Detect
      3. 9.3.3 XSMT Pin (Soft Mute / Soft Un-Mute)
      4. 9.3.4 Audio Processing
        1. 9.3.4.1 PCM512x Audio Processing
          1. 9.3.4.1.1 Overview
          2. 9.3.4.1.2 Software
        2. 9.3.4.2 Interpolation Filter
        3. 9.3.4.3 Fixed Audio Processing Flow (Program 5)
          1. 9.3.4.3.1 Filter Programming Changes
          2. 9.3.4.3.2 Processing Blocks – Detailed Descriptions
          3. 9.3.4.3.3 Biquad Section
          4. 9.3.4.3.4 Dynamic Range Compression
          5. 9.3.4.3.5 Stereo Mixer
          6. 9.3.4.3.6 Stereo Multiplexer
          7. 9.3.4.3.7 Mono Mixer
          8. 9.3.4.3.8 Master Volume Control
          9. 9.3.4.3.9 Miscellaneous Coefficients
      5. 9.3.5 DAC Outputs
        1. 9.3.5.1 Analog Outputs
        2. 9.3.5.2 Recommended Output Filter for the PCM512x
        3. 9.3.5.3 Choosing Between VREF and VCOM Modes
          1. 9.3.5.3.1 Voltage Reference and Output Levels
          2. 9.3.5.3.2 Mode Switching Sequence, from VREF Mode to VCOM Mode
        4. 9.3.5.4 Digital Volume Control
          1. 9.3.5.4.1 Emergency Ramp-Down
        5. 9.3.5.5 Analog Gain Control
      6. 9.3.6 Reset and System Clock Functions
        1. 9.3.6.1 Clocking Overview
        2. 9.3.6.2 Clock Slave Mode With Master and System Clock (SCK) Input (4 Wire I2S)
        3. 9.3.6.3 Clock Slave Mode With BCK PLL to Generate Internal Clocks (3-Wire PCM)
        4. 9.3.6.4 Clock Generation Using the PLL
        5. 9.3.6.5 PLL Calculation
          1. 9.3.6.5.1 Examples:
            1. 9.3.6.5.1.1 Recommended PLL Settings
        6. 9.3.6.6 Clock Master Mode from Audio Rate Master Clock
        7. 9.3.6.7 Clock Master from a Non-Audio Rate Master Clock
    4. 9.4 Device Functional Modes
      1. 9.4.1 Choosing a Control Mode
        1. 9.4.1.1 Software Control
          1. 9.4.1.1.1 SPI Interface
            1. 9.4.1.1.1.1 Register Read and Write Operation
          2. 9.4.1.1.2 I2C Interface
            1. 9.4.1.1.2.1 Slave Address
            2. 9.4.1.1.2.2 Register Address Auto-Increment Mode
            3. 9.4.1.1.2.3 Packet Protocol
            4. 9.4.1.1.2.4 Write Register
            5. 9.4.1.1.2.5 Read Register
            6. 9.4.1.1.2.6 Timing Characteristics
      2. 9.4.2 VREF and VCOM Modes
    5. 9.5 Programming
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
  11. 11Power Supply Recommendations
    1. 11.1 Power Supply Distribution and Requirements
    2. 11.2 Recommended Powerdown Sequence
      1. 11.2.1 XSMT = 0
      2. 11.2.2 Clock Error Detect
      3. 11.2.3 Planned Shutdown
      4. 11.2.4 Unplanned Shutdown
    3. 11.3 External Power Sense Undervoltage Protection Mode
    4. 11.4 Power-On Reset Function
      1. 11.4.1 Power-On Reset, DVDD 3.3-V Supply
      2. 11.4.2 Power-On Reset, DVDD 1.8-V Supply
    5. 11.5 PCM512x Power Modes
      1. 11.5.1 Setting Digital Power Supplies and I/O Voltage Rails
      2. 11.5.2 Power Save Modes
      3. 11.5.3 Power Save Parameter Programming
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Register Maps
    1. 13.1 PCM512x Register Map
      1. 13.1.1 Detailed Register Descriptions
        1. 13.1.1.1 Register Map Summary
        2. 13.1.1.2 Page 0 Registers
        3. 13.1.1.3 Page 1 Registers
        4. 13.1.1.4 Page 44 Registers
        5. 13.1.1.5 Page 253 Registers
      2. 13.1.2 PLL Tables for Software Controlled Devices
      3. 13.1.3 Coefficient Data Formats
      4. 13.1.4 Power Down and Reset Behavior
  14. 14デバイスおよびドキュメントのサポート
    1. 14.1 開発サポート
    2. 14.2 ドキュメントのサポート
    3. 14.3 関連リンク
    4. 14.4 ドキュメントの更新通知を受け取る方法
    5. 14.5 コミュニティ・リソース
    6. 14.6 商標
    7. 14.7 静電気放電に関する注意事項
    8. 14.8 Glossary
  15. 15メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

9.3.4.3.3 Biquad Section

The transfer function of each of the biquad filters is given by Equation 1.

Equation 1. PCM5121 PCM5122 q1_xfr_func_las759.gif
PCM5121 PCM5122 pcm512x4x_biquad_block.gifFigure 57. Biquad Block

Table 21. Biquad Filter Coefficients

FILTER CHANNEL COEFFICIENT REGISTER
BIQUAD (1) - 1 BIQUAD (2) - 1 Lch,
Rch		 N0 C10 (Pg 44, Reg 48 ,49, 50, 51)
N1 C11 (Pg 44, Reg 52, 53, 54, 55)
N2 C12 (Pg 44, Reg 56, 57, 58, 59)
D1 C13 (Pg 44, Reg 60, 61, 62, 63)
D2 C14 (Pg 44, Reg 64, 65, 66, 67)
BIQUAD (1) - 2 BIQUAD (2) - 2 Lch,
Rch		 N0 C15 (Pg 44, Reg 68, 69, 70, 71)
N1 C16 (Pg 44, Reg 72, 73, 74, 75)
N2 C17 (Pg 44, Reg 76, 77, 78, 79)
D1 C18 (Pg 44, Reg 80, 81, 82, 83)
D2 C19 (Pg 44, Reg 84, 85, 86, 87)
BIQUAD (1) - 3 BIQUAD (2) - 3 Lch,
Rch		 N0 C20 (Pg 44, Reg 88, 89, 90, 91)
N1 C21 (Pg 44, Reg 92, 93, 94, 95)
N2 C22 (Pg 44, Reg 96, 97, 98, 99)
D1 C23 (Pg 44, Reg 100, 101, 102, 103)
D2 C24 (Pg 44, Reg 104, 105, 106, 107)
BIQUAD (1) - 4 BIQUAD (2) - 4 Lch,
Rch		 N0 C25 (Pg 44, Reg 108, 109, 110, 111)
N1 C26 (Pg 44, Reg 112, 113, 114, 115)
N2 C27 (Pg 44, Reg 116, 117, 118, 119)
D1 C28 (Pg 44, Reg 120, 121, 122, 123)
D2 C29 (Pg 44, Reg 124, 125, 126, 127)
BIQUAD (1) - 5 BIQUAD (2) - 5 Lch,
Rch		 N0 C30 (Pg 45, Reg 8, 9, 10, 11)
N1 C31 (Pg 45, Reg 12, 13, 14, 15)
N2 C32 (Pg 45, Reg 16, 17, 18, 19)
D1 C33 (Pg 45, Reg 20, 21, 22, 23)
D2 C34 (Pg 45, Reg 24, 25, 26, 27)
BIQUAD (1) - 6 BIQUAD (2) - 6 Lch,
Rch		 N0 C35 (Pg 45, Reg 28, 29, 30, 31)
N1 C36 (Pg 45, Reg 32, 33, 34, 35)
N2 C37 (Pg 45, Reg 36, 37, 38, 39)
D1 C38 (Pg 45, Reg 40, 41, 42, 43)
D2 C39 (Pg 45, Reg 44, 45, 46, 47)
BIQUAD (3) - 1 BIQUAD (4) - 1 Lch,
Rch		 N0 C40 (Pg 45, Reg 48, 49, 50, 51)
N1 C41 (Pg 45, Reg 52, 53, 54, 55)
N2 C42 (Pg 45, Reg 56, 57, 58, 59)
D1 C43 (Pg 45, Reg 60, 61, 62, 63)
D2 C44 (Pg 45, Reg 64, 65, 66, 67)
BIQUAD (3) - 2 BIQUAD (4) - 2 Lch,
Rch		 N0 C45 (Pg 45, Reg 68, 69, 70, 71)
N1 C46 (Pg 45, Reg 72, 73, 74, 75)
N2 C47 (Pg 45, Reg 76, 77, 78, 79)
D1 C48 (Pg 45, Reg 80, 81, 82, 83)
D2 C49 (Pg 45, Reg 84, 85, 86, 87)
BIQUAD (5) - 1 BIQUAD (6) - 1 Lch,
Rch		 N0 C50 (Pg 45, Reg 88, 89, 90, 91)
N1 C51 (Pg 45, Reg 92, 93, 94, 95)
N2 C52 (Pg 45, Reg 96, 97, 98, 99)
D1 C53 (Pg 45, Reg 100, 101, 102, 103)
D2 C54 (Pg 45, Reg 104, 105, 106, 107)
BIQUAD (5) - 2 BIQUAD (6) - 2 Lch,
Rch		 N0 C55 (Pg 45, Reg 108, 109, 110, 111)
N1 C56 (Pg 45, Reg 112, 113, 114, 115)
N2 C57 (Pg 45, Reg 116, 117, 118, 119)
D1 C58 (Pg 45, Reg 120, 121, 122, 123)
D2 C59 (Pg 45, Reg 124, 125, 126, 127)
BIQUAD (7) - 1 BIQUAD (8) - 1 Lch,
Rch		 N0 C60 (Pg 46, Reg 8, 9, 10, 11)
N1 C61 (Pg 46, Reg 12, 13, 14, 15)
N2 C62 (Pg 46, Reg 16, 17, 18, 19)
D1 C63 (Pg 46, Reg 20, 21, 22, 23)
D2 C64 (Pg 46, Reg 24, 25, 26, 27)
BIQUAD (7) - 2 BIQUAD (8) - 2 Lch,
Rch		 N0 C65 (Pg 46, Reg 28, 29, 30, 31)
N1 C66 (Pg 46, Reg 32, 33, 34, 35)
N2 C67 (Pg 46, Reg 36, 37, 38, 39)
D1 C68 (Pg 46, Reg 40, 41, 42, 43)
D2 C69 (Pg 46, Reg 44, 45, 46, 47)