Menu
Product
Email
PDF
Order now
DP83867 Troubleshooting Guide
SNLA246C
October 2015 – April 2024
DP83867CR
,
DP83867CS
,
DP83867E
,
DP83867IR
,
DP83867IS
CONTENTS
SEARCH
DP83867 Troubleshooting Guide
1
Trademarks
1
Introduction
2
Troubleshooting the Application
2.1
Read and Check Register Values for Basic Health Check
2.2
Schematic and Layout Checklist
2.3
Component Checklist
2.3.1
Magnetics
2.3.2
Crystal / Oscillator
2.4
Peripheral Pin Checks
2.4.1
Power Supplies
2.4.2
RBIAS Voltage and Resistance
2.4.3
Probe the XI Clock
2.4.4
Probe the RESET_N Signal
2.4.5
Probe the Strap Pins During Initialization
2.4.6
Probe the Serial Management Interface Signals (MDC, MDIO)
2.4.7
Probe the MDI Signals
2.5
Link Quality Check
2.6
Built-in Self Test With Various Loopback Modes
2.7
Debugging MAC Interface
2.7.1
RGMII Debug
2.7.2
SGMII Debug
3
Application Specific Debugs
3.1
Improving Link-up Margins for Short Cables
3.2
Improving Link Margins across Different Channels
3.3
Link up in 100Mbps Full Duplex Force Mode
3.4
Unstable Link Up Debug in 1Gbps communication
3.5
DP83867PHY and DP83867PHY Cannot Link Up in 1Gbps
3.6
Compliance Debug
3.7
EMC Debug
3.8
Tools and References
3.8.1
DP83867 Register Access
3.8.2
Extended Register Access
4
Conclusion
5
References
6
Revision History
IMPORTANT NOTICE
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content