• Menu
  • Product
  • Email
  • PDF
  • Order now
  • Best Practices: I2C Devices on an I3C Shared Bus

    • SCPA067 March   2023 PCA9306 , TCA39306 , TCA9543A , TCA9546A , TCA9548A , TCA9800 , TCA9801 , TCA9802 , TCA9803 , TMUX136 , TMUX154E

       

  • CONTENTS
  • SEARCH
  • Best Practices: I2C Devices on an I3C Shared Bus
  1.   1
  2. IMPORTANT NOTICE
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content
APPLICATION BRIEF

Best Practices: I2C Devices on an I3C Shared Bus

Backwards Compatibility

The I3C protocol is designed to be backwards-compatible with I2C buses. Within the I3C specification, I3C controllers are expected to be able to operate at I2C speeds of 400 kHz and 1 MHz. As the I2C specification specifies, I2C targets are expected to have a 50-ns deglitch filter on the SDA and SCL pins. I2C devices with this deglitch filter can co-exist on the I3C bus if the designer decides to design the bus this way. Figure 1 shows an example of an I2C target device on an I3C bus.

GUID-20230207-SS0I-QLVT-QNXB-GDWRV93QNPLJ-low.svgFigure 1 Shared I2C and I3C bus

Best Practices

In most cases, the system designer does not know if the I2C target device includes the 50-ns deglitch filter. Figure 2 illustrates how the designer can use an I2C switch or passive general-purpose multiplexer to segment the I3C bus.

GUID-20230207-SS0I-XCBB-VFW4-DZ59F2H7M36Q-low.svgFigure 2 Segmented I2C and I3C Bus

Using a switch or MUX to segment the bus into separate I2C and I3C lanes comes with an added benefit of being able to lower the capacitive loading on the I3C bus when the switch or MUX is disabled or deactivated. This is advantageous because I3C has a capacitive loading limit of 50 pF. I2C devices can have up to 10 pF of capacitive loading which can quickly eat away at the 50-pF limit allowed. I2C-controlled switches are allowed in the I2C specification to exceed 10-pF limit.

Table 1 details a list of potential options for a switch or MUX.

Table 1 I3C to I2C Bus Segmenting Devices
Device NameType of DeviceCommentsTypical Off-Capacitance
TCA39306, PCA9306Level translator with disable featureDisabled or deactivated by driving the EN pin low.
Tri-state the EN pin to enable the device.
4 pF
TCA9800I2C 400 kHz buffer and redriver with level translationDisabled or deactivated by driving the EN pin low.
Make the A side face the I3C bus.
Disable this device during I3C communication.
2 pF on the A side
TCA9548A

8-channel, I2C switch with level translation

I2C-controlled and includes 50-ns deglitch filter on SDA and SCL.
Set downstream channels to disabled during I3C communication.
20 pF
TCA9546A4-channel, I2C switch with level translationI2C-controlled and includes 50-ns deglitch filter on SDA and SCL.
Set downstream channels to disabled during I3C communication.
15 pF
TCA9543A2-channel, I2C switch with level translationI2C-controlled and includes 50-ns deglitch filter on SDA and SCL.
Set downstream channels to disabled during I3C communication.
15 pF
TMUX1362-channel, 2:1, I3C passive multiplexerI3C- and I2C-compatible passive multiplexer.
1.6-pF on-capacitance, 5.7-Ω on-resistance, 6-GHz bandwidth with powered-off protection.
Optimized for flow-through PCB routing.
1.5 pF
TMUX154E2-channel, 2:1, I3C passive multiplexerI3C- and I2C-compatible passive multiplexer.
7.5-pF on-capacitance, 6-Ω on-resistance, 900-MHz bandwidth with powered-off protection.
2 pF

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 

Copyright © 2023, Texas Instruments Incorporated

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale