SLAU847D October 2022 – May 2024 MSPM0L1105 , MSPM0L1106 , MSPM0L1228 , MSPM0L1228-Q1 , MSPM0L1303 , MSPM0L1304 , MSPM0L1304-Q1 , MSPM0L1305 , MSPM0L1305-Q1 , MSPM0L1306 , MSPM0L1306-Q1 , MSPM0L1343 , MSPM0L1344 , MSPM0L1345 , MSPM0L1346 , MSPM0L2228 , MSPM0L2228-Q1
Table 1-6 lists the memory-mapped registers for the NONMAIN_L1105_L1106_L1303_L1304_L1305_L1306_L1343_L1344_L1345_L1346 registers. All register offset addresses not listed in Table 1-6 should be considered as reserved locations and the register contents should not be modified.
Offset | Acronym | Register Name | Section |
---|---|---|---|
41C00000h | BCRCONFIGID | Configuration ID of BCR Structure | Section 1.5.1 |
41C00004h | BOOTCFG0 | Serial wire debug (SWD) lock policy. | Section 1.5.2 |
41C00008h | BOOTCFG1 | BSL invoke pin policy. | Section 1.5.3 |
41C0000Ch + formula | PWDDEBUGLOCK_y | SWD command and password authentication request. | Section 1.5.4 |
41C0001Ch | BOOTCFG2 | Fast boot mode policy and BSL mode policy. | Section 1.5.5 |
41C00020h | BOOTCFG3 | Mass erase and factory reset mode policies. | Section 1.5.6 |
41C00024h + formula | PWDMASSERASE_y | SWD Mass Erase request and data exchange | Section 1.5.7 |
41C00034h + formula | PWDFACTORYRESET_y | SWD Factory Reset request and data exchange. | Section 1.5.8 |
41C00044h | SWPMAINLOW | Programs Static write protection of first 32K bytes. | Section 1.5.9 |
41C00048h | SWPMAINHIGH | Programs Static write protection of first 32K bytes. | Section 1.5.10 |
41C0004Ch | BOOTCFG4 | Section 1.5.11 | |
41C00050h | APPCRCSTART | Start address of the application CRC check (must be an address in a MAIN flash region). | Section 1.5.12 |
41C00054h | APPCRCLENGTH | Length of the application area to include in the application CRC check (in bytes), starting from APPCRCSTART. | Section 1.5.13 |
41C00058h | APPCRC | Expected application CRC check digest (CRC-32) to test against during boot. | Section 1.5.14 |
41C0005Ch | BOOTCRC | CRC digest (CRC-32) of the BCR configuration portion of the NONMAIN memory. | Section 1.5.15 |
41C00100h | BSLID | BSL configuration ID. | Section 1.5.16 |
41C00104h | BSLPINCFG0 | BSL UART PIN Configuration. | Section 1.5.17 |
41C00108h | BSLPINCFG1 | BSL I2C PIN Configuration. | Section 1.5.18 |
41C0010Ch | BSLCONFIG0 | BSL invoke pin configuration and memory read-out policy. | Section 1.5.19 |
41C00110h + formula | BSLPW_y | 256-bit BSL access password. | Section 1.5.20 |
41C00130h | BSLPLUGINCFG | Defines the presence and type of a BSL plug-in in MAIN flash memory. | Section 1.5.21 |
41C00134h + formula | BSLPLUGINHOOK_y | Function pointers for plug-in init, receive, transmit, and de-init functions. | Section 1.5.22 |
41C00144h | PATCHHOOKID | Alternate BSL configuration. | Section 1.5.23 |
41C00148h | SBLADDRESS | Address of an alternate BSL. | Section 1.5.24 |
41C0014Ch | BSLAPPVER | Address of the application version word. | Section 1.5.25 |
41C00150h | BSLSECCFG | BSL security configuration. | Section 1.5.26 |
41C00154h | BSLCRC | CRC digest (CRC-32) of the BSL_CONFIG portion of the NONMAIN memory. | Section 1.5.27 |
Complex bit access types are encoded to fit into small table cells. Table 1-7 shows the codes that are used for access types in this section.
Access Type | Code | Description |
---|---|---|
Read Type | ||
R | R | Read |
Write Type | ||
W | W | Write |
Reset or Default Value | ||
-n | Value after reset or the default value | |
Register Array Variables | ||
i,j,k,l,m,n | When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula. | |
y | When this variable is used in a register name, an offset, or an address it refers to the value of a register array. |
BCRCONFIGID is shown in Table 1-8.
Return to the Summary Table.
Configuration ID of BCR Structure
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | CONFIG | R/W | 0h | Configuration ID of the BOOTCFG |
BOOTCFG0 is shown in Table 1-9.
Return to the Summary Table.
Serial wire debug (SWD) lock policy.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | SWDP_MODE | R/W | 0h | Used to enable/ disable SWD port access.
AABBh = Enabled; FFFFh = Disabled (all other values). |
15-0 | SWDLOCKPOLICY | W | 0h | The serial wire debug (SWD) lockout may be configured to one of three policies: no restrictions, core debug access requires a password match, and maximally restrictive.
AABBh = Access to all debug APs via SWD is enabled; CCDDh = AHB-AP, ET-AP, and PWR-AP access via SWD is only enabled with a password match. FFFFh = SWD access is completely disabled (all other values); |
BOOTCFG1 is shown in Table 1-10.
Return to the Summary Table.
BSL invoke pin policy.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | BSL_PIN_INVOKE | R/W | 0h | If enabled, execute GPIO based BSL invocation check, else not executed.
AABBh = Enabled; FFFFh = Disabled (all other values). |
15-0 | TI_FA_MODE | R/W | 0h | If enabled, re-test request through DSSM is serviced, else not serviced.
AABBh = Enabled; FFFFh = Disabled (all other values). |
PWDDEBUGLOCK_y is shown in Table 1-11.
Return to the Summary Table.
SWD command and password authentication request.
Offset = 41C0000Ch + (y * 4h); where y = 0h to 3h
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | PW | R/W | 0h | Password |
BOOTCFG2 is shown in Table 1-12.
Return to the Summary Table.
Fast boot mode policy and BSL mode policy.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | BSLMODE | R/W | 0h | Enable or disable the BSL.
AABBh = The BSL is enabled FFFFh = The BSL is disabled. |
15-0 | FASTBOOTMODE | R/W | 0h | Enable or disable the fast boot mode.
AABBh = Fast boot mode is enabled. Only the software BSL invoke condition is evaluated. FFFFh = Fast boot mode is disabled. All enabled BSL invoke conditions are evaluated. |
BOOTCFG3 is shown in Table 1-13.
Return to the Summary Table.
Mass erase and factory reset mode policies.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | factoryResetMode | R/W | 0h | AABBh = Enabled; CCDDh = Enabled with password; FFFFh = Disabled (all other values). |
15-0 | massEraseMode | R/W | 0h | AABBh = Enabled; CCDDh = Enabled with password; FFFFh = Disabled (all other values). |
PWDMASSERASE_y is shown in Table 1-14.
Return to the Summary Table.
SWD Mass Erase request and data exchange
Offset = 41C00024h + (y * 4h); where y = 0h to 3h
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | PW | R/W | 0h | Password |
PWDFACTORYRESET_y is shown in Table 1-15.
Return to the Summary Table.
SWD Factory Reset request and data exchange.
Offset = 41C00034h + (y * 4h); where y = 0h to 3h
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | PW | R/W | 0h | Password |
SWPMAINLOW is shown in Table 1-16.
Return to the Summary Table.
Programs Static write protection of first 32K bytes.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | MAINLOW | R/W | 0h | 1 bit per sector (Setting a bit to 0 disables write, 1 enables write). |
SWPMAINHIGH is shown in Table 1-17.
Return to the Summary Table.
Programs Static write protection of first 32K bytes.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | MAINHIGH | R/W | 0h | 1 bit per 8 sectors. Bits 3:0, not used as covered with above.(Setting a bit to 0 disables write, 1 enables write) |
BOOTCFG4 is shown in Table 1-18.
Return to the Summary Table.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | APPCRCMODE | R/W | 0h | APPCRCMODE enables or disables the boot time CRC check of a segment of MAIN flash memory.
AABBh = The boot time MAIN flash CRC check is enabled. If the boot time CRC check passes, the application code in MAIN flash is started unless the reset vector or stack pointer are blank (unprogrammed). In the event of a failing CRC check, the application code in MAIN flash will not be started and the boot process fails. FFFFh = The boot time MAIN flash CRC check is disabled. The application code in MAIN flash is always started unless the reset vector or stack pointer are blank (unprogrammed). |
15-0 | SWPNONMAIN | R/W | 0h | Static Write Protection configuration for Non-Main. Only one LSB used (Setting bit to 0 disables write, 1 enables write). |
APPCRCSTART is shown in Table 1-19.
Return to the Summary Table.
Start address of the application CRC check (must be an address in a MAIN flash region).
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | ADDRESS | R/W | 0h | Application CRC check start address |
APPCRCLENGTH is shown in Table 1-20.
Return to the Summary Table.
Length of the application area to include in the application CRC check (in bytes), starting from APPCRCSTART.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | LENGTH | R/W | 0h | Application CRC check source data length |
APPCRC is shown in Table 1-21.
Return to the Summary Table.
Expected application CRC check digest (CRC-32) to test against during boot.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | DIGEST | R/W | 0h | Application CRC check digest |
BOOTCRC is shown in Table 1-22.
Return to the Summary Table.
CRC digest (CRC-32) of the BCR configuration portion of the NONMAIN memory.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | DIGEST | R/W | 0h | BCR configuration data CRC digest |
BSLID is shown in Table 1-23.
Return to the Summary Table.
BSL configuration ID.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | CONFIG | R/W | 0h | Configuration ID of the BOOTCFG |
BSLPINCFG0 is shown in Table 1-24.
Return to the Summary Table.
BSL UART PIN Configuration.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | UARTTX_MUX_SEL | R/W | 0h | UART TX PIN FUNCTION Mux selection |
23-16 | UARTTX_PAD_NUM | R/W | 0h | UART TX Pad Number |
15-8 | UARTRX_MUX_SEL | R/W | 0h | UART RX PIN FUNCTION Mux selection |
7-0 | UARTRX_PAD_NUM | R/W | 0h | UART RX Pad Number |
BSLPINCFG1 is shown in Table 1-25.
Return to the Summary Table.
BSL I2C PIN Configuration.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | I2CSCL_MUX_SEL | R/W | 0h | I2C SCL PIN FUNCTION Mux selection |
23-16 | I2CSCL_PAD_NUM | R/W | 0h | I2C SCL Pad Number |
15-8 | I2CSDA_MUX_SEL | R/W | 0h | I2C SDA PIN FUNCTION Mux selection |
7-0 | I2CSDA_PAD_NUM | R/W | 0h | I2C SDA Pad Number |
BSLCONFIG0 is shown in Table 1-26.
Return to the Summary Table.
BSL invoke pin configuration and memory read-out policy.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | READOUTEN | R/W | 0h | Sets the memory read-out policy for the BSL interface.
AABBh = Memory contents may be read via the BSL interface. FFFFh = Memory read-out is not possible via the BSL interface. |
15-14 | RESERVED | R | 0h | |
13 | BSLIVK_GPIOPORT | R/W | 0h | The BSL_invoke GPIO port index corresponding to the pad used for BSL_invoke.
0h = The BSL_invoke pin is on GPIO port A. 1h = The BSL_invoke pin is on GPIO port B. |
12-8 | BSLIVK_GPIOPIN | R/W | 0h | The BSL_invoke GPIO pin index corresponding to the pad used for BSL_invoke. |
7 | BSLIVK_LVL | R/W | 0h | The BSL_invoke input logic level which shall invoke the BSL.
0h = LOW 1h = HIGH |
6 | RESERVED | R | 0h | |
5-0 | BSLIVK_PINCM | R/W | 0h | The IOMUX PINCMx register index corresponding to the pad to be used for BSL_invoke. |
BSLPW_y is shown in Table 1-27.
Return to the Summary Table.
256-bit BSL access password.
Offset = 41C00110h + (y * 4h); where y = 0h to 7h
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | PW | R/W | 0h | PW |
BSLPLUGINCFG is shown in Table 1-28.
Return to the Summary Table.
Defines the presence and type of a BSL plug-in in MAIN flash memory.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-24 | SRAMEXISTS | R/W | 0h | SRAM consumed by Flash plugin, from 0x00 to 0xFF. |
23-16 | FLASHEXISTS | R/W | 0h | The field tells if Flash Plugin exists are not. 0xBB - Flash Plugin exists; 0xFF (all other values) - Only ROM plugins will be used. |
15-0 | PLUGINTYPE | R/W | 0h | The type code for the BSL plug-in.
1000h = Plug-in is for UART. 2000h = Plug-in is for I2C. FFFFh = For all other values. Any other interfaces with valid hooks will be added to Plugin list. |
BSLPLUGINHOOK_y is shown in Table 1-29.
Return to the Summary Table.
Function pointers for plug-in init, receive, transmit, and de-init functions.
Offset = 41C00134h + (y * 4h); where y = 0h to 3h
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | BSLPLUGIN | R/W | 0h | Address of the BSL plug-in hook. Byte [3-0] : Init; Byte [7-4] : Receive; Byte [11-8] : Send; Byte [15-12] : Deinit |
PATCHHOOKID is shown in Table 1-30.
Return to the Summary Table.
Alternate BSL configuration.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | ID | R/W | 0h | ID field to invoke an alternate BSL.
AAAAAAAAh = Use the alternate BSL. FFFFFFFFh = Do not use an alternate BSL. |
SBLADDRESS is shown in Table 1-31.
Return to the Summary Table.
Address of an alternate BSL.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | ADDRESS | R/W | 0h | Address of the alternate BSL, if present. |
BSLAPPVER is shown in Table 1-32.
Return to the Summary Table.
Address of the application version word.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | ADDRESS | R/W | 0h | Address of the application version word (must be a valid flash address to be returned). |
BSLSECCFG is shown in Table 1-33.
Return to the Summary Table.
BSL security configuration.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | TARGETADDR | R/W | 0h | I2C target address to be used for the BSL I2C communication. |
15-0 | ALERTACTION | R/W | 0h | Action to take upon a security alert condition.
AABBh = Trigger a factory reset. Note that if sectors in MAIN or NONMAIN flash are write protected they will not be affected by the BSL factory reset. CCDDh = Re-configure the NONMAIN region to disable the BSL. This is not supported if the NONMAIN region is configured to be write protected. FFFFh = Ignore the security alert condition (all other values). |
BSLCRC is shown in Table 1-34.
Return to the Summary Table.
CRC digest (CRC-32) of the BSL_CONFIG portion of the NONMAIN memory.
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-0 | DIGEST | R/W | 0h | BSL configuration data CRC digest |