SNAS691E December   2016  – December 2023 LMK62A2-100M , LMK62A2-150M , LMK62A2-156M , LMK62A2-200M , LMK62A2-266M , LMK62E0-156M , LMK62E2-100M , LMK62E2-156M , LMK62I0-100M , LMK62I0-156M

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics - Power Supply
    6. 5.6  LVPECL Output Characteristics
    7. 5.7  LVDS Output Characteristics
    8. 5.8  HCSL Output Characteristics
    9. 5.9  OE Input Characteristics
    10. 5.10 Frequency Tolerance Characteristics
    11. 5.11 Power-On/Reset Characteristics (VDD)
    12. 5.12 PSRR Characteristics
    13. 5.13 PLL Clock Output Jitter Characteristics
    14. 5.14 Additional Reliability and Qualification
  7. Parameter Measurement Information
    1. 6.1 Device Output Configurations
  8. Application and Implementation
    1. 7.1 Power Supply Recommendations
    2. 7.2 Layout
      1. 7.2.1 Layout Guidelines
        1. 7.2.1.1 Ensuring Thermal Reliability
        2. 7.2.1.2 Best Practices for Signal Integrity
        3. 7.2.1.3 Recommended Solder Reflow Profile
  9. Device and Documentation Support
    1. 8.1 Receiving Notification of Documentation Updates
    2. 8.2 Support Resources
    3. 8.3 Trademarks
    4. 8.4 Electrostatic Discharge Caution
    5. 8.5 Glossary
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Description

The LMK62XX device is a low jitter oscillator that generates a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, LVDS and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

Device Information
PART NUMBEROUTPUT FREQUENCY (MHz) AND FORMATTOTAL FREQUENCY STABILITY (ppm)PACKAGE SIZE(1)(2)
LMK62E2-100M100 LVPECL±50SIA (QFM, 6)
5.00 mm × 3.20 mm
LMK62E2-156M156.25 LVPECL±50
LMK62E0-156M156.25 LVPECL±25
LMK62A2-100M100 LVDS±50
LMK62A2-150M150 LVDS±50
LMK62A2-156M156.25 LVDS±50
LMK62A2-200M200 LVDS±50
LMK62A2-266M266.66 LVDS±50
LMK62I0-100M100 HCSL±25
LMK62I0-156M156.25 HCSL±25
For all available packages, see Section 10.
The package size (length × width) is a nominal value and includes pins, where applicable.
GUID-269C08D3-CF93-4423-A29F-9FC5EA0E4B72-low.svgPinout