Application software & framework
DP83TC817-Q1-DESIGN — DP83TC817-Q1 100BASE-T1 PHY with MACsec
DP83TC817-Q1
DP83TC817S-Q1
Automotive 100BASE-T1 Ethernet PHY with MACsec, precise time synchronization and TC-10
Data sheet
DP83TC817S-Q1
- IEEE 802.1AE MACsec
- MACsec frame expansion: Inbuilt buffering and flow control support to handle 12 byte IPG Ethernet frames
- Authentication, encryption at line rate
- Cipher suites: GCM-AES-XPN-128/256, GCM-AES-128/256
- Secure Channel: Total 16 SAK enabling 8 Tx/Rx SC
- Auto rollover support for SAK
- Ingress/Egress classification for Ethertype, VLAN, DMAC: up to 8 parallel rules
- Window replay protection
- IEEE 802.1AS time synchronization
- Highly accurate 1pps signal
- Synchronization Jitter: < ±15ns (options to reduce to ±1ns)
- Synchronization Offset: < ±30ns
- Precise time stamping for MACsec encoded PTP packets
- Multiple IOs for event capture and trigger
- Highly accurate 1pps signal
- IEEE 802.3bw, OA 100BASE-T1 and TC-10 compliant
- < 18µA sleep current
- Fast wake from sleep by retaining PHY configuration during sleep (optional)
- Robust EMC Performance
- IEC62228-5, OA EMC compliant
- SAE J2962-3 EMC compliant
- 39dBm DPI Immunity with ±5% assymetry
- <4dBµV radiated emissions in GPS and Glonass bands
- Stripline Emissions: Class-II compliant
- MAC Interfaces: MII, RMII, RGMII, SGMII
- Footprint compatible with TI’s 1000BASE-T1 PHY
- Single board design for 100BASE-T1 and 1000BASE-T1 with required BOM change
- Diagnostic tool kit
- Signal Quality Indication (SQI) & Time Domain Reflectometry (TDR)
- Voltage, Temperature & ESD sensors
- PPM monitor: Provides external clock ppm drift (up to ±100ppb accuracy)
- AEC-Q100 qualified for Automotive Applications:
- Temperature Grade 1: –40°C to +125 °C
- IEC61000-4-2 ESD level 4 MDI: ±8kV CD
The DP83TC817S-Q1 is an IEEE 802.3bw and Open Alliance (OA) compliant automotive qualified 100Base-T1 Ethernet physical layer transceiver. The device provides all physical layer functions needed to transmit and receive data over unshielded/shielded single twisted-pair cables with xMII interface flexibility.
The DP83TC817S-Q1 integrates IEEE 802.1AE line rate security with authentication and optional encryption support to secure communication over the network. The PHY supports up to 16 secure association (SA) channels with automatic SAK rollover and extended packet numbering support. DP83TC817S-Q1 offers ingress classification to filter the unwanted packets & supports WAN MACsec for end-to-end security.
The DP83TC817S-Q1 integrates IEEE802.1AS / IEEE1588v2 to enable highly accurate time synchronization and hardware time stamping for time-sensitive, real-time controlled applications, with support for encrypted PTP packets.
The DP83TC817S-Q1 supports OA TC-10 low power sleep feature with wake forwarding for reduced system power consumption when communication is not required.
The DP83TC817S-Q1 is footprint compatible to TI’s 100BASE-T1 PHYs and 1000BASE-T1 PHYs enabling design scalability with a single board for different speeds and features.
Request more information
The full data sheet and additional resources are available. Request now
Technical documentation
No results found. Please clear your search and try again.
View all 6 | Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | DP83TC817S-Q1 Precise and Secure 100BASE-T1 Automotive Ethernet with IEEE802.1AE MACsec, IEEE802.1AS and TC10 Sleep-Wake datasheet (Rev. A) | PDF | HTML | 30 Oct 2024 |
| Application brief | Advancing Humanoid Robotics with Single Pair Ethernet | PDF | HTML | 13 Dec 2024 | |
| Application note | SGMII Troubleshooting Guide | PDF | HTML | 05 Nov 2024 | |
| Technical article | 具備硬體同步功能的乙太網路 PHY，可擴展車用雷達的涵蓋範 圍 | PDF | HTML | 05 Jul 2024 | |
| Technical article | 하드웨어 동기화 기능을 갖춘 이더넷 PHY로 차량용 레이더의 범위 확장 | PDF | HTML | 05 Jul 2024 | |
| Technical article | How Ethernet PHY with hardware synchronization extends the range of automotive radar | PDF | HTML | 14 Jun 2024 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
Simulation tool
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool
TINA-TI — SPICE-based analog simulation program
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs
TIDA-020072 — 100/1000Base-T1 automotive Ethernet expansion reference design for Jacinto™ 7 processors
This reference design interfaces with Jacinto™ 7 processor EVM boards through the Serial Ethernet Expansion Connector. Automotive Ethernet connectivity is added through TI's automotive Ethernet PHYs. The design is implemented with TI's DP83TC817S-Q1 100MBit/s single pair Ethernet (SPE) PHY with the (...)
Design guide: PDF
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| VQFN (RHA) | 36 | Ultra Librarian |
Ordering & quality
Information included:
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Information included:
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.