Home Interface I2C & I3C ICs I2C & I3C level shifters, buffers & hubs

TCA39416

ACTIVE

Ultra-low-voltage I3C translator with rise time accelerators

Product details

Features Output Enable Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.72 VCCA (max) (V) 1.98 VCCB (min) (V) 0.72 VCCB (max) (V) 1.98 Supply restrictions No rule Rating Catalog Operating temperature range (°C) -40 to 125
Features Output Enable Protocols I2C, I3C Frequency (max) (MHz) 12.5 VCCA (min) (V) 0.72 VCCA (max) (V) 1.98 VCCB (min) (V) 0.72 VCCB (max) (V) 1.98 Supply restrictions No rule Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8 X2SON (DTW) 8 1.35 mm² 1 x 1.35
  • 2-bit dual supply bidirectional translator for I3C, I 2C, SMBus, SPI applications
  • Provides bidirectional voltage translation with no direction pin
  • High-impedance output Ax and Bx pins when OE = 0 V or V CC = 0 V
  • Internal 10-kΩ pull-up resistor on Ax and Bx pins
  • 0.72 V to 1.98 V on both A and B ports; V CCA ≤ V CCB
  • Compatible with MIPI I3C supporting speeds up to 12.5 MHz
  • Compatible with JEDEC I3C module sideband bus specification (JESD403)
  • V CC Isolation feature: If either V CC input is at GND, both A and B ports are in the high-impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • Low I off of 2.5 µA when either V CCA or V CCB = 0 V
  • OE input can be tied directly to V CCA or controlled by GPIO
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD Protection exceeds JESD 22
    • 4000-V Human-body model (A114-B)
    • 1500-V Charged-device model (C101)
  • 2-bit dual supply bidirectional translator for I3C, I 2C, SMBus, SPI applications
  • Provides bidirectional voltage translation with no direction pin
  • High-impedance output Ax and Bx pins when OE = 0 V or V CC = 0 V
  • Internal 10-kΩ pull-up resistor on Ax and Bx pins
  • 0.72 V to 1.98 V on both A and B ports; V CCA ≤ V CCB
  • Compatible with MIPI I3C supporting speeds up to 12.5 MHz
  • Compatible with JEDEC I3C module sideband bus specification (JESD403)
  • V CC Isolation feature: If either V CC input is at GND, both A and B ports are in the high-impedance state
  • No power-supply sequencing required: either V CCA or V CCB can be ramped first
  • Low I off of 2.5 µA when either V CCA or V CCB = 0 V
  • OE input can be tied directly to V CCA or controlled by GPIO
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD Protection exceeds JESD 22
    • 4000-V Human-body model (A114-B)
    • 1500-V Charged-device model (C101)

The TCA39416 is a 2-bit bidirectional MIPI I3C v1.1.1, I 2C, SMBus and SPI voltage-level translator with an output enable (OE) input and rising and falling edge accelerators. It is operational from 0.72 V to 1.98 V on both the A-side and B-side with V CCA must be less than V CCB for proper operation. This limitation allows the device to interface between lower and higher logic signal levels at any of the typical 1-V, 1.2-V and 1.8-V supply rails.

The OE input pin is referenced to V CCA, can be tied directly to V CCA, but it is also 1.98-V tolerant. The OE pin can also be controlled and set to a logic low to place all the Ax (A1, A2) and Bx (B1, B2) pins in a high-impedance state, which significantly reduces the quiescent current consumption.

The TCA39416 is compatible with 12.5 MHz I3C speeds and also supports higher speed SPI applications with two devices. It also enables bidirectional voltage level translation for traditional I2C-bus/SMBus applications under normal I 2C and SMBus configurations.

The TCA39416 features internal 10-kΩ pull-up resistors on Ax and Bx that act as high-keeper and are enabled based on respective V CC voltage when bus is high.

The TCA39416 is a 2-bit bidirectional MIPI I3C v1.1.1, I 2C, SMBus and SPI voltage-level translator with an output enable (OE) input and rising and falling edge accelerators. It is operational from 0.72 V to 1.98 V on both the A-side and B-side with V CCA must be less than V CCB for proper operation. This limitation allows the device to interface between lower and higher logic signal levels at any of the typical 1-V, 1.2-V and 1.8-V supply rails.

The OE input pin is referenced to V CCA, can be tied directly to V CCA, but it is also 1.98-V tolerant. The OE pin can also be controlled and set to a logic low to place all the Ax (A1, A2) and Bx (B1, B2) pins in a high-impedance state, which significantly reduces the quiescent current consumption.

The TCA39416 is compatible with 12.5 MHz I3C speeds and also supports higher speed SPI applications with two devices. It also enables bidirectional voltage level translation for traditional I2C-bus/SMBus applications under normal I 2C and SMBus configurations.

The TCA39416 features internal 10-kΩ pull-up resistors on Ax and Bx that act as high-keeper and are enabled based on respective V CC voltage when bus is high.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet TCA39416 Ultra-Low-Voltage I3C Translator with Rise Time Accelerators datasheet (Rev. B) PDF | HTML 03 Nov 2023
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application brief I3C Voltage Translator and Multiplexer Quick Reference PDF | HTML 04 Jan 2024
User guide TCA39416EVM User's Guide PDF | HTML 15 Dec 2022
Certificate TCA39416EVM EU RoHS Declaration of Conformity (DoC) 30 Nov 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TCA39416EVM — TCA39416 evaluation module for low-voltage I3C bus voltage translation

This EVM provides switchable loading conditions through jumper connections to pull up resistors and bus capacitance which allows designers to easily test the performance of this device in their system.

User guide: PDF | HTML
Not available on TI.com
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
SOT-23-THN (DDF) 8 Ultra Librarian
X2SON (DTW) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos