Product details

Configuration 1:1 SPST Number of channels 2 Power supply voltage - single (V) 5, 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 2.1 CON (typ) (pF) 12 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 7 Bandwidth (MHz) 75 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Integrated pulldown resistor on logic pin Input/output continuous current (max) (mA) 370 Rating Catalog Drain supply voltage (max) (V) 22 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
Configuration 1:1 SPST Number of channels 2 Power supply voltage - single (V) 5, 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 2.1 CON (typ) (pF) 12 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 7 Bandwidth (MHz) 75 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Integrated pulldown resistor on logic pin Input/output continuous current (max) (mA) 370 Rating Catalog Drain supply voltage (max) (V) 22 Supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
VSSOP (DGS) 10 14.7 mm² 3 x 4.9
  • Latch-up immune
  • Dual supply range: ±4.5 V to ±22 V
  • Single supply range: 4.5 V to 44 V
  • Low on-resistance: 2.1 Ω
  • –40°C to +125°C operating temperature
  • 1.8 V logic compatible
  • Integrated pull-down resistor on logic pins
  • Fail-safe logic
  • Rail-to-rail operation
  • Bidirectional operation
  • Latch-up immune
  • Dual supply range: ±4.5 V to ±22 V
  • Single supply range: 4.5 V to 44 V
  • Low on-resistance: 2.1 Ω
  • –40°C to +125°C operating temperature
  • 1.8 V logic compatible
  • Integrated pull-down resistor on logic pins
  • Fail-safe logic
  • Rail-to-rail operation
  • Bidirectional operation

The TMUX722x are complementary metal-oxide semiconductor (CMOS) switches with latch-up immunity in a dual channel, 1:1 (SPST) configuration. These devices work with a single supply (4.5 V to 44 V), dual supplies (±4.5 V to ±22 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5 V). The TMUX722x supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from VSS to VDD.

The TMUX722x can be enabled or disabled by controlling the SEL pins, turning on signal path 1 (S1 to D1) or signal path 2 (S2 to D2). All logic control inputs support logic levels from 1.8 V to VDD, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-safe logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. For more information, see .

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

The TMUX722x are complementary metal-oxide semiconductor (CMOS) switches with latch-up immunity in a dual channel, 1:1 (SPST) configuration. These devices work with a single supply (4.5 V to 44 V), dual supplies (±4.5 V to ±22 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5 V). The TMUX722x supports bidirectional analog and digital signals on the source (Sx) and drain (D) pins ranging from VSS to VDD.

The TMUX722x can be enabled or disabled by controlling the SEL pins, turning on signal path 1 (S1 to D1) or signal path 2 (S2 to D2). All logic control inputs support logic levels from 1.8 V to VDD, allowing for both TTL and CMOS logic compatibility when operating in the valid supply voltage range. Fail-safe logic circuitry allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. For more information, see .

The TMUX72xx family provides latch-up immunity, preventing undesirable high current events between parasitic structures within the device typically caused by overvoltage events. A latch-up condition typically continues until the power supply rails are turned off and can lead to device failure. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet TMUX722x 44 V , Low-RON, 1:1 (SPST), 2-Channel Precision Switches with Latch-Up Immunity and 1.8-V Logic datasheet (Rev. B) PDF | HTML 06 May 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TMUX-10DGS-EVM — TMUX 10-DGS evaluation module

The TMUX-10DGS-EVM is used to evaluate the performance of the 10-pin DGS package. The evaluation module (EVM) comes with a pad to allow 10-pin DGS devices to be soldered. Additionally, test points on board are provided to allow for the flexibility to test for various signals.

User guide: PDF | HTML
Not available on TI.com
Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Not available on TI.com
Simulation model

TMUX7222 IBIS Model

SCDM320.ZIP (46 KB) - IBIS Model
Package Pins CAD symbols, footprints & 3D models
VSSOP (DGS) 10 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos