Home Power management Gate drivers Low-side drivers

UC2714

ACTIVE

0.5-A/1-A dual-channel gate driver with single input and dead time control

Product details

Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -40 to 85 Rise time (ns) 30 Fall time (ns) 25 Propagation delay time (µs) 0.05 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Catalog, Military Driver configuration Aux Output
Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -40 to 85 Rise time (ns) 30 Fall time (ns) 25 Propagation delay time (µs) 0.05 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Catalog, Military Driver configuration Aux Output
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Single Input (PWM and TTL Compatible)
  • High-Current Power FET Driver, 1-A Source and
    2-A Sink
  • Auxiliary Output FET Driver, 0.5-A Source and
    1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from 50 to 500-ns
  • Time Delay or True Zero-Voltage Operation Independently
    Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active-Low in Sleep Mode
  • Synchronous Rectifier Driver

  • Single Input (PWM and TTL Compatible)
  • High-Current Power FET Driver, 1-A Source and
    2-A Sink
  • Auxiliary Output FET Driver, 0.5-A Source and
    1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from 50 to 500-ns
  • Time Delay or True Zero-Voltage Operation Independently
    Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active-Low in Sleep Mode
  • Synchronous Rectifier Driver

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

These two families of high speed drivers are designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet Complementary Switch FET Drivers datasheet (Rev. B) 05 Apr 2012
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Oct 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos