Produktdetails

Configuration 16:1 Number of channels 1 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 5 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 14 Operating temperature range (°C) -55 to 125 Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
Configuration 16:1 Number of channels 1 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 5 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 14 Operating temperature range (°C) -55 to 125 Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
SOIC (DW) 24 159.65 mm² 15.5 x 10.3 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • High-voltage types (20V rating)
    • CD4067B – single 16-channel multiplexer or demultiplexer
  • Low ON resistance: 125Ω (typ) over 15Vp-p signal-input range for VDD–VSS = 15V
  • High OFF resistance: channel leakage of ±10pA (typ) at VDD – VSS = 10V
  • Matched switch characteristics: RON = 5Ω (typ) for VDD – VSS = 15V
  • Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2µW (typ) at VDD – VSS = 10V
  • Binary address decoding on chip
  • 5V, 10V, and 15V parametric ratings
  • 100% tested for quiescent current at 20V
  • Standardized symmetrical output characteristics
  • Maximum input current of 1µA at 18V over full package temperature range: 100nA at 18V and 25°C
  • Meets all requirements of JEDEC tentative standard No. 13-B, Standard Specifications for Description of "B" Series CMOS Devices
  • High-voltage types (20V rating)
    • CD4067B – single 16-channel multiplexer or demultiplexer
  • Low ON resistance: 125Ω (typ) over 15Vp-p signal-input range for VDD–VSS = 15V
  • High OFF resistance: channel leakage of ±10pA (typ) at VDD – VSS = 10V
  • Matched switch characteristics: RON = 5Ω (typ) for VDD – VSS = 15V
  • Very low quiescent power dissipation under all digital-control input and supply conditions: 0.2µW (typ) at VDD – VSS = 10V
  • Binary address decoding on chip
  • 5V, 10V, and 15V parametric ratings
  • 100% tested for quiescent current at 20V
  • Standardized symmetrical output characteristics
  • Maximum input current of 1µA at 18V over full package temperature range: 100nA at 18V and 25°C
  • Meets all requirements of JEDEC tentative standard No. 13-B, Standard Specifications for Description of "B" Series CMOS Devices

CD40x7B CMOS analog multiplexers or demultiplexers are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. When these devices are used as demultiplexers, the channel in or out terminals are the outputs and the common out or in terminals are the inputs. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A, B, C, D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

A logic "1" present at the inhibit input turns all channels off.

The CD40x7B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

CD40x7B CMOS analog multiplexers or demultiplexers are digitally controlled analog switches having low ON impedance, low OFF leakage current, and internal address decoding. When these devices are used as demultiplexers, the channel in or out terminals are the outputs and the common out or in terminals are the inputs. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4067B is a 16-channel multiplexer with four binary control inputs, A, B, C, D, and an inhibit input, arranged so that any combination of the inputs selects one switch.

A logic "1" present at the inhibit input turns all channels off.

The CD40x7B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (P and PWR suffixes).

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Selbe Funktionalität wie der verglichene Baustein bei abweichender Anschlussbelegung
TMUX4051 AKTIV Einkanal-8:1-Multiplexer, ±12 V, kompatibel mit 1,8-V-Logik Higher voltage range

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 9
Typ Titel Datum
* Data sheet CD40x7B CMOS Analog Multiplexers or Demultiplexers datasheet (Rev. D) PDF | HTML 09 Aug 2024
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 02 Jun 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 01 Dez 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dez 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
User guide Signal Switch Data Book (Rev. A) 14 Nov 2003
Application note Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 03 Dez 2001

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Schnittstellenadapter

LEADED-ADAPTER1 — Oberflächenmontierbarer DIP-Header-Adapter zur schnellen Prüfung der 5-, 8-, 10-, 16- und 24-poligen

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

Benutzerhandbuch: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (DW) 24 Ultra Librarian
TSSOP (PW) 24 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos