Inicio Relojes y sincronización Generadores de señal de reloj
Inicio
Relojes y sincronización
Generadores de señal de reloj

CDCE706

ACTIVO

Sintetizador de reloj, multiplicador y divisor de 3 PLL, 300 Mhz, con LVCMOS, programable

Haga su pedido ahora
Hoja de datos

CDCE706

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Clock generator, Spread-spectrum clock generator Number of outputs 6 Output frequency (max) (MHz) 300 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Pin programmable, SMBus, Spread-spectrum clocking (SSC) Rating Catalog
Function Clock generator, Spread-spectrum clock generator Number of outputs 6 Output frequency (max) (MHz) 300 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type Differential, LVCMOS, XTAL Output type LVCMOS Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Pin programmable, SMBus, Spread-spectrum clocking (SSC) Rating Catalog
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • High Performance 3:6 PLL Based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 200 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 300 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Industrial Temperature Range -40°C to 85°C
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP
  • High Performance 3:6 PLL Based Clock Synthesizer / Multiplier / Divider
  • User Programmable PLL Frequencies
  • EEPROM Programming Without the Need to Apply High Programming Voltage
  • Easy In-Circuit Programming via SMBus Data Interface
  • Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
  • Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
  • Accepts Crystal Frequencies from 8 MHz up to 54 MHz
  • Accepts LVCMOS or Differential Input Frequencies up to 200 MHz
  • Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
  • Six LVCMOS Outputs with Output Frequencies up to 300 MHz
  • LVCMOS Outputs can be Programmed for Complementary Signals
  • Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
  • PLL Loop Filter Components Integrated
  • Low Period Jitter (Typ 60 ps)
  • Features Spread Spectrum Clocking (SSC) for Lowering System EMI
  • Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
  • 3.3-V Device Power Supply
  • Industrial Temperature Range -40°C to 85°C
  • Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
  • Packaged in 20-Pin TSSOP

The CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE706 is very flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27-MHz).

The CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. A different device setting is programmed via the serial SMBus Interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE706 is characterized for operation from -40°C to 85°C.

The CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE706 is very flexible. It has the capability to produce an almost independent output frequency from a given input frequency.

The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.

To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.

The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27-MHz).

The CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppm applications with wide divider factors.

PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.

Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.

The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. A different device setting is programmed via the serial SMBus Interface.

Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).

The CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.

The CDCE706 is characterized for operation from -40°C to 85°C.
filter Buscar otro/a Generadores de señal de reloj
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 10
Tipo Título Fecha
* Data sheet Programmable 3-PLL Clock Synthesizer / Multiplier / Divider datasheet (Rev. I) 07 feb 2008
Application note High Speed Layout Guidelines (Rev. A) 08 ago 2017
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual (Rev. A) 22 nov 2010
Application note Troubleshooting I2C Bus Protocol 19 oct 2009
User guide CDCE(L)9XX & CDCEx06 Programming Evaluation Module Manual 09 dic 2008
Application note CDCx706/x906 Termination and Signal Integrity Guidelines (Rev. A) 28 nov 2007
EVM User's guide CDCE906/CDCE706 Programming EVM (Rev. B) 14 ago 2007
User guide CDCE906/CDCE706 Performance EVM (Rev. B) 17 abr 2007
Application note Clock Recommendations for the DM643x EVM 29 nov 2006
Application note Recommended Terminations for the Differential Inputs of CDCE906/CDCE706 10 ago 2006

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

CDCE906-706PERFEVM — Módulo de evaluación CDCE906 y CDCE706

The CDCE906-706PERF-Evaluation Module allows the verification of the functionality and performance of CDCE906 and CDCE706 with the options of crystal differential and LVCMOS inputs. The six outputs can be connected to the oscilloscope directly with SMA cables.
Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

CDCE906-706PROGEVM — EVM programable CDCE906 y CDCE706

Guía del usuario: PDF
No disponible en TI.com
Software de aplicación y estructura

SCAC097 — Executable File Without LabVIEW 8.2 Run Time Engine

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Generadores de señal de reloj
CDCE706 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 300 Mhz, con LVCMOS, programable CDCE906 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 167 Mhz, con LVCMOS, programable CDCE913 — Sintetizador de reloj VCXO programable de 1 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE925 — Sintetizador de reloj VCXO programable de 2 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE937 — Sintetizador de reloj VCXO programable de 3 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE949 — Sintetizador de reloj VCXO programable de 4 PLL con salidas LVCMOS de 2,5 V o 3,3 V.
Descargar
Controlador o biblioteca

CDCE706SW-LINUX — Controlador Linux para CDCE706

The Linux driver supports the CDCE706 Programmable 3-PLL Clock Synthesizer / Multiplier / Divider. The Linux driver supports communication through the I2C bus.
Linux Mainline Status

Available in Linux Main line: Yes
Available through git.ti.com: N/A

Supported Devices:
  • cdce706
Linux Source Files

The files (...)

View Options
Soporte de software

CLOCKPRO — ClockPro Software

TI's ClockPro software allows users to program/configure the following devices in a friendly GUI interface:

  • CDCE949
  • CDCE937
  • CDCE925
  • CDCE913
  • CDCE906
  • CDCE706
  • CDCEL949
  • CDCEL937
  • CDCEL925
  • CDCEL913

It is intended to be used with the evaluation modules of the above devices.

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Generadores de señal de reloj
CDCE706 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 300 Mhz, con LVCMOS, programable CDCE906 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 167 Mhz, con LVCMOS, programable CDCE913 — Sintetizador de reloj VCXO programable de 1 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE925 — Sintetizador de reloj VCXO programable de 2 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE937 — Sintetizador de reloj VCXO programable de 3 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE949 — Sintetizador de reloj VCXO programable de 4 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCEL913 — Sintetizador de reloj VCXO programable de 1 PLL con salidas LVCMOS de 1,8 V. CDCEL925 — Sintetizador de reloj VCXO programable de 2 PLL con salidas LVCMOS de 1,8 V. CDCEL937 — Sintetizador de reloj VCXO programable de 3 PLL con salidas LVCMOS de 1,8 V. CDCEL949 — Sintetizador de reloj VCXO programable de 4 PLL con salidas LVCMOS de 1,8 V.
Desarrollo de hardware
Placa de evaluación
CDCE906-706PROGEVM — EVM programable CDCE906 y CDCE706 CDCE913PERF-EVM — Módulo de evaluación del rendimiento de CDCE913 CDCE925PERF-EVM — Módulo de evaluación del rendimiento de CDCE925 CDCE949PERF-EVM — Módulo de evaluación del rendimiento de CDCE949 CDCEL913PERF-EVM — Módulo de evaluación del rendimiento de CDCEL913 CDCEL925PERF-EVM — Módulo de evaluación del rendimiento de CDCEL925 CDCEL949PERF-EVM — Módulo de evaluación del rendimiento de CDCEL949 CDCEL9XXPROGEVM — Placa de programación EEPROM de la familia CDCE(L)949
Software
Herramienta de programación de software
CLOCKPRO — ClockPro™ Software de programación
Descargar
Soporte de software

SCAC073 — TI-Pro-Clock Programming Software

Productos y hardware compatibles

Productos y hardware compatibles

Productos
Generadores de señal de reloj
CDC706 — sintetizador de reloj de 3 PLL, 200 Mhz, con LVCMOS, programado a medida, multiplicador y divisor CDC906 — Sintetizador de reloj de 3 PLL, 167 Mhz, con LVCMOS, programado a medida, multiplicador y divisor CDCE706 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 300 Mhz, con LVCMOS, programable CDCE906 — Sintetizador de reloj, multiplicador y divisor de 3 PLL, 167 Mhz, con LVCMOS, programable CDCE913 — Sintetizador de reloj VCXO programable de 1 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE925 — Sintetizador de reloj VCXO programable de 2 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE937 — Sintetizador de reloj VCXO programable de 3 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCE949 — Sintetizador de reloj VCXO programable de 4 PLL con salidas LVCMOS de 2,5 V o 3,3 V. CDCEL913 — Sintetizador de reloj VCXO programable de 1 PLL con salidas LVCMOS de 1,8 V. CDCEL925 — Sintetizador de reloj VCXO programable de 2 PLL con salidas LVCMOS de 1,8 V. CDCEL937 — Sintetizador de reloj VCXO programable de 3 PLL con salidas LVCMOS de 1,8 V. CDCEL949 — Sintetizador de reloj VCXO programable de 4 PLL con salidas LVCMOS de 1,8 V.
Descargar
Modelo de simulación

CDCE706 IBIS Model (Rev. A)

SCAC072A.ZIP (119 KB) - IBIS Model
Descargar
Archivo Gerber

CDCE906/CDCE706 PERF EVM Gerber Files

SCAC074.ZIP (963 KB)
Descargar
Archivo Gerber

CDCE906/CDCE706 PROG EVM Gerber files

SCAC075.ZIP (847 KB)
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TSSOP (PW) 20 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos