Detalles del producto

Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
VQFN (RGC) 64 81 mm² 9 x 9
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 14
Tipo Título Fecha
* Data sheet Ten Output High Performance Clock Synchronizer, Jitter Cleaner &Clock Distrib datasheet (Rev. C) 31 ene 2012
Analog Design Journal Q3 2009 Issue Analog Applications Journal 24 sep 2018
User guide ADS42B4x - User's Guide (Rev. A) 30 ene 2015
EVM User's guide AFE722xEVM User's Guide 05 feb 2013
User guide TSW3725 Evaluation Module 25 oct 2011
Analog Design Journal 3Q 2011 Issue Analog Applications Journal 16 sep 2011
Application note Clock jitter analyzed in the time domain, Part 3 16 sep 2011
Analog Design Journal 4Q 2010 Issue Analog Applications Journal 15 nov 2010
Analog Design Journal Clock jitter analyzed in the time domain, Part 2 15 nov 2010
Analog Design Journal Impact of sampling-clock spurs on ADC performance 14 jul 2009
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08 jun 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02 jun 2008
Application note Using the CDCE72010 as a Frequency Synthesizer 31 may 2008
EVM User's guide 1.5-GHz Low-Phase Noise Clock Evaluation Board 30 may 2008

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADS4122EVM — Módulo de evaluación del convertidor analógico a digital ADS4122 de 12 bits y 65 MSPS

The ADS4122EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4122 device, an extremely low power 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

Guía del usuario: PDF | HTML
Placa de evaluación

ADS4129EVM — Módulo de evaluación del convertidor analógico a digital ADS4129 de 12 bits y 250 MSPS

The ADS4129EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS4129 device, an extremely low power 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible environment to (...)

Guía del usuario: PDF | HTML
Placa de evaluación

ADS4142EVM — Módulo de evaluación del convertidor analógico a digital ADS4142 de 14 bits y 65 MSPS

The ADS4142EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4142 device, an extremely low power 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

Guía del usuario: PDF | HTML
Placa de evaluación

ADS41B25EVM — Módulo de evaluación del convertidor analógico a digital ADS41B25 de 12 bits y 125 MSPS

The ADS41B25EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B25 device, an extremely low power 12-bit 125 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

Guía del usuario: PDF | HTML
Placa de evaluación

ADS41B29EVM — Módulo de evaluación del convertidor analógico a digital ADS41B29 de 12 bits y 250 MSPS

The ADS41B29EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B29 device, an extremely low power 12-bit 250 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

Guía del usuario: PDF | HTML
Placa de evaluación

ADS4222EVM — Módulo de evaluación del convertidor analógico a digital ADS4222 de dos canales, 12 bits y 65 MSPS

  • The ADS4222EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4222 device, an extremely low power dual channel 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • Guía del usuario: PDF
    Placa de evaluación

    ADS4225EVM — Módulo de evaluación del convertidor analógico a digital ADS4225 de dos canales, 12 bits y 125 MSPS

    The ADS4225EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4225 device, an extremely low power dual channel 12-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS4229EVM — Módulo de evaluación del convertidor analógico a digital ADS4229 de dos canales, 12 bits y 250 MSPS

  • The ADS4229EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4229 device, an extremely low power dual channel 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • Guía del usuario: PDF
    Placa de evaluación

    ADS4242EVM — Módulo de evaluación del convertidor analógico a digital ADS4242 de dos canales, 14 bits y 65 MSPS

    The ADS4242EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4242 device, an extremely low power dual channel 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS4245EVM — Módulo de evaluación del convertidor analógico a digital ADS4245 de dos canales, 14 bits y 125 MSPS

    The ADS4245EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4245 device, an extremely low power dual channel 14-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS4249EVM — Módulo de evaluación del convertidor analógico a digital ADS4249 de dos canales, 14 bits y 250 MSPS

    The ADS4249EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4249 device, an extremely low power dual channel 14-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS5482EVM — Módulo de evaluación del convertidor analógico a digital ADS5482 de 16 bits y 105 MSPS

    The ADS5482EVM is a circuit board which allows the designer to run an evaluation of Texas Instruments’ ADS5482 device, a 16-bit 105 MSPS ADC with DDR LVDS outputs. With the supplied logic analyzer breakout board, the ADC LVDS output can be directly captured using either an Agilent E5405A or (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS5484EVM — Módulo de evaluación del convertidor analógico a digital ADS5484 de 16 bits y 170 MSPS

    The ADS5484EVM is a circuit board which allows the designer to run an evaluation of Texas Instruments’ ADS5484 device, a 16-bit 170 MSPS ADC with DDR LVDS outputs. With the supplied logic analyzer breakout board, the ADC LVDS output can be directly captured using either an Agilent E5405A or (...)

    Guía del usuario: PDF
    Placa de evaluación

    ADS58C28EVM — Módulo de evaluación del convertidor analógico a digital ADS58C28 de dos canales, 11 bits y 200 MSPS

    The ADS58C28EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS58C28 device, a dual channel 11-bit 200 MSPS analog to digital converter featuring TI's SNRBoost technology. The ADC EVM features a DDR LVDS data output which is compatible with TI's (...)

    Guía del usuario: PDF
    Placa de evaluación

    DAC5688EVM — Módulo de evaluación DAC5688

    The DAC5688EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x/8x interpolation filters, on-board clock multiplier and PLL, 32-bit NCO and (...)

    Guía del usuario: PDF
    Placa de evaluación

    TSW3085EVM — Placa de evaluación de cadena de señal de transmisión de banda ancha y diseño de referencia

    The TSW3085 Evalutaion Module is a circuit board that allows system designers to evaluate the combined performance of Texas Instruments' transmit signal chain with the LMK04806B (formally National Semiconductor) low noise clock generator/jitter cleaner. For ease of use as a complete RF transmit (...)

    Guía del usuario: PDF
    GUI para el módulo de evaluación (EVM)

    SCAC100 CDCE72010EVM Control GUI

    Productos y hardware compatibles

    Productos y hardware compatibles

    Productos
    Generadores de señal de reloj
    CDCE72010 Sincronizador de reloj de baja fluctuación y limpiador de fluctuación de 10 salidas
    Modelo de simulación

    CDCE72010b IBIS Model (Rev. A)

    SCAC103A.ZIP (60 KB) - IBIS Model
    Herramienta de cálculo

    SCAC104 CDCE72010 PLL Loop Filter Calculator

    Productos y hardware compatibles

    Productos y hardware compatibles

    Productos
    Generadores de señal de reloj
    CDCE72010 Sincronizador de reloj de baja fluctuación y limpiador de fluctuación de 10 salidas
    Herramienta de simulación

    PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

    PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
    Encapsulado Pines Símbolos CAD, huellas y modelos 3D
    VQFN (RGC) 64 Ultra Librarian

    Pedidos y calidad

    Información incluida:
    • RoHS
    • REACH
    • Marcado del dispositivo
    • Acabado de plomo/material de la bola
    • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
    • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
    • Contenido del material
    • Resumen de calificaciones
    • Monitoreo continuo de confiabilidad
    Información incluida:
    • Lugar de fabricación
    • Lugar de ensamblaje

    Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

    Soporte y capacitación

    Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

    El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

    Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

    Videos