TLV5623

ACTIVO

DAC de 8 bits, 3 us, entrada en serie, tiempo de estabilización/consumo de potencia programable, pot

Se encuentra disponible una versión más nueva de este producto

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
DAC43701 ACTIVO DAC inteligente de salida de tensión de 8 bits y 1 canal con Hi-Z, EEPROM, generador de formas de on 10-bit, lower power, SPI interface, smaller 3mm × 3mm QFN package
DAC53001 ACTIVO DAC inteligente de salida de corriente y tensión de baja potencia de 10 bits y 1 canales con Hi-Z, E Lower power, 10-bit resolution, SPI interface, smaller 3mm × 3mm QFN package

Detalles del producto

Resolution (bps) 8 Number of DAC channels 1 Interface type SPI Output type Buffered Voltage Output voltage range (V) 0 to 5 INL (max) (±LSB) 0.5 Settling time (µs) 3 Reference type Ext Architecture String Rating Catalog Sample/update rate (Msps) 0.102 Power consumption (typ) (mW) 2.1 Operating temperature range (°C) -40 to 85 Product type General-purpose DAC
Resolution (bps) 8 Number of DAC channels 1 Interface type SPI Output type Buffered Voltage Output voltage range (V) 0 to 5 INL (max) (±LSB) 0.5 Settling time (µs) 3 Reference type Ext Architecture String Rating Catalog Sample/update rate (Msps) 0.102 Power consumption (typ) (mW) 2.1 Operating temperature range (°C) -40 to 85 Product type General-purpose DAC
SOIC (D) 8 29.4 mm² 4.9 x 6 VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • 8-Bit Voltage Output DAC
  • Programmable Settling Time vs Power Consumption
    • 3 µs in Fast Mode
    • 9 µs in Slow Mode
  • Ultra Low Power Consumption:
    • 900 µW Typ in Slow Mode at 3 V
    • 2.1 mW Typ in Fast Mode at 3 V
  • Differential Nonlinearity . . . <0.2 LSB
  • Compatible With TMS320 and SPI Serial Ports
  • Power-Down Mode. Buffered High-Impedance Reference Input
  • Monotonic Over Temperature
  • Available in MSOP Package
  • 8-Bit Voltage Output DAC
  • Programmable Settling Time vs Power Consumption
    • 3 µs in Fast Mode
    • 9 µs in Slow Mode
  • Ultra Low Power Consumption:
    • 900 µW Typ in Slow Mode at 3 V
    • 2.1 mW Typ in Fast Mode at 3 V
  • Differential Nonlinearity . . . <0.2 LSB
  • Compatible With TMS320 and SPI Serial Ports
  • Power-Down Mode. Buffered High-Impedance Reference Input
  • Monotonic Over Temperature
  • Available in MSOP Package

The TLV5623 is a 8-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5623 is programmed with a 16-bit serial string containing 4 control and 8 data bits. Developed for a wide range of supply voltages, the TLV5623 can operate from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFIN terminal to reduce the need for a low source impedance drive to the terminal.

Implemented with a CMOS process, the TLV5623 is designed for single supply operation from 2.7 V to 5.5 V. The device is available in an 8-terminal SOIC package. The TLV5623C is characterized for operation from 0°C to 70°C. The TLV5623I is characterized for operation from -40°C to 85°C.

The TLV5623 is a 8-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The 4-wire serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5623 is programmed with a 16-bit serial string containing 4 control and 8 data bits. Developed for a wide range of supply voltages, the TLV5623 can operate from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFIN terminal to reduce the need for a low source impedance drive to the terminal.

Implemented with a CMOS process, the TLV5623 is designed for single supply operation from 2.7 V to 5.5 V. The device is available in an 8-terminal SOIC package. The TLV5623C is characterized for operation from 0°C to 70°C. The TLV5623I is characterized for operation from -40°C to 85°C.

Descargar

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet 2.7 V To 5.5 V, Low Power, 8-Bit D-A Converter With Power Down datasheet (Rev. B) 08 abr 2004

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​