제품 상세 정보

Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
VQFN (RGC) 64 81 mm² 9 x 9
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
14개 모두 보기
유형 직함 날짜
* Data sheet Ten Output High Performance Clock Synchronizer, Jitter Cleaner &Clock Distrib datasheet (Rev. C) 2012/01/31
Analog Design Journal Q3 2009 Issue Analog Applications Journal 2018/09/24
User guide ADS42B4x - User's Guide (Rev. A) 2015/01/30
EVM User's guide AFE722xEVM User's Guide 2013/02/05
User guide TSW3725 Evaluation Module 2011/10/25
Analog Design Journal 3Q 2011 Issue Analog Applications Journal 2011/09/16
Application note Clock jitter analyzed in the time domain, Part 3 2011/09/16
Analog Design Journal 4Q 2010 Issue Analog Applications Journal 2010/11/15
Analog Design Journal Clock jitter analyzed in the time domain, Part 2 2010/11/15
Analog Design Journal Impact of sampling-clock spurs on ADC performance 2009/07/14
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008/06/08
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008/06/02
Application note Using the CDCE72010 as a Frequency Synthesizer 2008/05/31
EVM User's guide 1.5-GHz Low-Phase Noise Clock Evaluation Board 2008/05/30

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

ADS4122EVM — ADS4122 12비트, 65MSPS 아날로그-디지털 컨버터 평가 모듈

The ADS4122EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4122 device, an extremely low power 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS4129EVM — ADS4129 12비트, 250MSPS 아날로그-디지털 컨버터 평가 모듈

The ADS4129EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS4129 device, an extremely low power 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible environment to (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS4142EVM — ADS4142 14비트, 65MSPS, 아날로그-디지털 컨버터 평가 모듈

The ADS4142EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4142 device, an extremely low power 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS41B25EVM — ADS41B25 12비트, 125MSPS 아날로그-디지털 컨버터 평가 모듈

The ADS41B25EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B25 device, an extremely low power 12-bit 125 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS41B29EVM — ADS41B29 12비트, 250MSPS 아날로그-디지털 컨버터 평가 모듈

The ADS41B29EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B29 device, an extremely low power 12-bit 250 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS41B49EVM — ADS41B49 14비트, 250MSPS 아날로그-디지털 컨버터 평가 모듈

The ADS41B49EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B49 device, an extremely low power 14-bit 250 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

사용 설명서: PDF | HTML
TI.com에서 구매 불가
평가 보드

ADS4222EVM — ADS4222 듀얼 채널, 12비트, 65MSPS 아날로그-디지털 컨버터 평가 모듈

  • The ADS4222EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4222 device, an extremely low power dual channel 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • 사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS4225EVM — ADS4225 듀얼 채널, 12비트, 125MSPS 아날로그-디지털 컨버터 평가 모듈

    The ADS4225EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4225 device, an extremely low power dual channel 12-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS4229EVM — ADS4229 듀얼 채널, 12비트, 250GSPS 아날로그-디지털 컨버터 평가 모듈

  • The ADS4229EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4229 device, an extremely low power dual channel 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • 사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS4242EVM — ADS4242 듀얼 채널, 14비트, 65MSPS 아날로그-디지털 컨버터 평가 모듈

    The ADS4242EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4242 device, an extremely low power dual channel 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS4245EVM — ADS4245 듀얼 채널, 14비트, 125MSPS 아날로그-디지털 컨버터 평가 모듈

    The ADS4245EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4245 device, an extremely low power dual channel 14-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS4249EVM — ADS4249 듀얼 채널, 14비트, 250MSPS 아날로그-디지털 컨버터 평가 모듈

    The ADS4249EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4249 device, an extremely low power dual channel 14-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS5482EVM — ADS5482 16비트, 105MSPS 아날로그-디지털 컨버터 평가 모듈

    ADS5482EVM은 설계자가 DDR LVDS 출력이 포함된 16비트 105 MSPS ADC인 텍사스 인스트루먼트 ADS5482 디바이스를 평가할 수 있는 회로 기판입니다. 제품에 논리 분석기 분리 보드가 들어 있어 Agilent E5405A 또는 Tektronix P6980 터치리스 프로브를 사용해 ADC의 LVDS 출력을 직접 캡처할 수 있습니다. ADS5482EVM은 TI의 TSW1400EVM 또는 TSW1405EVM 고속 LVDS 평가 및 캡처 시스템과 호환되기 때문에 샘플을 캡처하여 PC에 전달하여 빠른 분석 및 평가를 (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS5484EVM — ADS5484 16비트, 170MSPS 아날로그-디지털 컨버터 평가 모듈

    ADS5484EVM은 설계자가 DDR LVDS 출력을 지원하는 16비트 170 MSPS ADC로 텍사스 인스트루먼트의 ADS5484 디바이스 평가를 실행할 수 있는 회로 기판입니다. 제품에 논리 분석기 분리 보드가 들어 있어 Agilent E5405A 또는 Tektronix P6980 터치리스 프로브를 사용해 ADC의 LVDS 출력을 직접 캡처할 수 있습니다.

    ADS5484EVM은 TI의 TSW1200EVM 고속 LVDS 평가 및 캡처 시스템과 호환되기 때문에 샘플을 캡처하여 PC에 전달하여 빠른 분석 및 평가를 수행할 수 (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    ADS58C28EVM — ADS58C28 듀얼 채널, 11비트, 200MSPS 아날로그-디지털 컨버터 평가 모듈

    The ADS58C28EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS58C28 device, a dual channel 11-bit 200 MSPS analog to digital converter featuring TI's SNRBoost technology. The ADC EVM features a DDR LVDS data output which is compatible with TI's (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    DAC5688EVM — DAC5688 평가 모듈

    The DAC5688EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x/8x interpolation filters, on-board clock multiplier and PLL, 32-bit NCO and (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 보드

    TSW3085EVM — 광대역 전송 신호 체인 평가 보드 및 레퍼런스 디자인

    The TSW3085 Evalutaion Module is a circuit board that allows system designers to evaluate the combined performance of Texas Instruments' transmit signal chain with the LMK04806B (formally National Semiconductor) low noise clock generator/jitter cleaner. For ease of use as a complete RF transmit (...)

    사용 설명서: PDF
    TI.com에서 구매 불가
    평가 모듈(EVM)용 GUI

    SCAC100 CDCE72010EVM Control GUI

    지원되는 제품 및 하드웨어

    지원되는 제품 및 하드웨어

    제품
    클록 생성기
    CDCE72010 10개 출력 저지터 클록 싱크로나이저 및 지터 클리너
    시뮬레이션 모델

    CDCE72010b IBIS Model (Rev. A)

    SCAC103A.ZIP (60 KB) - IBIS Model
    계산 툴

    SCAC104 CDCE72010 PLL Loop Filter Calculator

    지원되는 제품 및 하드웨어

    지원되는 제품 및 하드웨어

    제품
    클록 생성기
    CDCE72010 10개 출력 저지터 클록 싱크로나이저 및 지터 클리너
    시뮬레이션 툴

    PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

    TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

    TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
    패키지 CAD 기호, 풋프린트 및 3D 모델
    VQFN (RGC) 64 Ultra Librarian

    주문 및 품질

    포함된 정보:
    • RoHS
    • REACH
    • 디바이스 마킹
    • 납 마감/볼 재질
    • MSL 등급/피크 리플로우
    • MTBF/FIT 예측
    • 물질 성분
    • 인증 요약
    • 지속적인 신뢰성 모니터링
    포함된 정보:
    • 팹 위치
    • 조립 위치

    권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

    지원 및 교육

    TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

    콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

    품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

    동영상