인터페이스 고속 시리얼라이저/디시리얼라이저 FPD-Link 시리얼라이저/디시리얼라이저

DS90C189-Q1

활성

저전력 1.8V 듀얼 픽셀 FPD-Link(LVDS) 시리얼라이저

제품 상세 정보

Function Serializer Color depth (bpp) 24 Input compatibility LVCMOS Output compatibility LVDS Features Low-EMI Point-to-Point Communication Applications In-vehicle Infotainment (IVI) EMI reduction LVDS Rating Automotive Operating temperature range (°C) -40 to 115
Function Serializer Color depth (bpp) 24 Input compatibility LVCMOS Output compatibility LVDS Features Low-EMI Point-to-Point Communication Applications In-vehicle Infotainment (IVI) EMI reduction LVDS Rating Automotive Operating temperature range (°C) -40 to 115
VQFNP (RTD) 64 81 mm² 9 x 9
  • AEC-Q100 Qualified for Automotive Applications with the Following Specifications:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature
    • Device HBM ESD Classification Level ±8 kV
    • Device CDM ESD Classification Level ±750 V
  • 150 mW Typical Power Consumption at 185 MHz (SIDO Mode)
  • Drives QXGA and WQXGA Class Displays
  • Two Operating Modes:
    • Single Pixel In, Single Pixel Out (SISO): 105 MHz Maximum
    • Single Pixel In, Dual Pixel Out (SIDO): 185 MHz Maximum
  • Supports 24-Bit RGB
  • Supports 3D+C, 4D+C, 6D+C, 6D+2C, 8D+C, and 8D+2C LVDS Configurations
  • Compatible With FPD-Link Devices
  • Operates Off a Single 1.8-V Supply
  • Interfaces Directly With 1.8-V LVCMOS
  • Less Than 10 mW Power Consumption in Sleep Mode
  • Spread Spectrum Clock Compatible
  • Small 9 mm × 9 mm × 0.9 mm 64-Pin VQFN Package
  • AEC-Q100 Qualified for Automotive Applications with the Following Specifications:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature
    • Device HBM ESD Classification Level ±8 kV
    • Device CDM ESD Classification Level ±750 V
  • 150 mW Typical Power Consumption at 185 MHz (SIDO Mode)
  • Drives QXGA and WQXGA Class Displays
  • Two Operating Modes:
    • Single Pixel In, Single Pixel Out (SISO): 105 MHz Maximum
    • Single Pixel In, Dual Pixel Out (SIDO): 185 MHz Maximum
  • Supports 24-Bit RGB
  • Supports 3D+C, 4D+C, 6D+C, 6D+2C, 8D+C, and 8D+2C LVDS Configurations
  • Compatible With FPD-Link Devices
  • Operates Off a Single 1.8-V Supply
  • Interfaces Directly With 1.8-V LVCMOS
  • Less Than 10 mW Power Consumption in Sleep Mode
  • Spread Spectrum Clock Compatible
  • Small 9 mm × 9 mm × 0.9 mm 64-Pin VQFN Package

The DS90C189-Q1 is a low power bridge for automotive applications that reduces the size of the RGB interface between the host GPU and the Display.

The DS90C189-Q1Bridge is designed to support single pixel data transmission between a Host and a Flat Panel Display at resolutions of up to QXGA (2048x1536) at 60 Hz. The transmitter converts up to 24 bits (Single Pixel 24-bit color) of 1.8-V LVCMOS data into two channels of 4 data + clock (4D+C) reduced width interface LVDS compatible data streams.

DS90C189-Q1 supports 2 modes of operation.

  • In single pixel mode in/out mode, the device can drive up to SXGA+ (1400x1050) at 60 Hz. In this mode, the device converts one bank of 24-bit RGB data to a one channel 4D+C LVDS data stream.
  • In single pixel in / dual pixel out mode, the device can drive up to WUXGA+ (1920x1440) at 60 Hz. In this configuration, the device provides single-to-dual pixel conversion and converts one bank of 24-bit RGB data into two channels of 4D+C LVDS streams at half the pixel clock rate.

For all the modes, the device supports 24bpp color.

The DS90C189-Q1 is offered in a small 64 pin QFN package and features single 1.8 V supply for minimal power dissipation.

The DS90C189-Q1 is a low power bridge for automotive applications that reduces the size of the RGB interface between the host GPU and the Display.

The DS90C189-Q1Bridge is designed to support single pixel data transmission between a Host and a Flat Panel Display at resolutions of up to QXGA (2048x1536) at 60 Hz. The transmitter converts up to 24 bits (Single Pixel 24-bit color) of 1.8-V LVCMOS data into two channels of 4 data + clock (4D+C) reduced width interface LVDS compatible data streams.

DS90C189-Q1 supports 2 modes of operation.

  • In single pixel mode in/out mode, the device can drive up to SXGA+ (1400x1050) at 60 Hz. In this mode, the device converts one bank of 24-bit RGB data to a one channel 4D+C LVDS data stream.
  • In single pixel in / dual pixel out mode, the device can drive up to WUXGA+ (1920x1440) at 60 Hz. In this configuration, the device provides single-to-dual pixel conversion and converts one bank of 24-bit RGB data into two channels of 4D+C LVDS streams at half the pixel clock rate.

For all the modes, the device supports 24bpp color.

The DS90C189-Q1 is offered in a small 64 pin QFN package and features single 1.8 V supply for minimal power dissipation.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
4개 모두 보기
유형 직함 날짜
* Data sheet DS90C189-Q1 Low Power, 1.8 V RGB-to-Open LDI (LVDS) Bridge datasheet (Rev. B) 2020/09/01
Application note High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 2018/11/09
Technical article Finding the right pixel clock frequency and throughput for an LVDS display resolut PDF | HTML 2018/09/26
EVM User's guide DS90C189-Q1EVM User's Guide 2018/05/03

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

DS90C189-Q1 IBIS Model (Rev. A)

SNLM219A.ZIP (74 KB) - IBIS Model
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
레퍼런스 디자인

TIDEP-01002 — Jacinto™ 차량용 프로세서를 갖춘 비용 최적화된 디지털 클러스터 오토모티브 레퍼런스 설계

The Jacinto™ automotive processor Digital Cluster Automotive Reference Design (DCARD) is a cost-optimized design for reconfigurable digital cluster systems.  DCARD is a complete and self-contained 6-layer PCB design to enable 60fps digital cluster solutions on 1920x720 resolution (...)
Design guide: PDF
회로도: PDF
패키지 CAD 기호, 풋프린트 및 3D 모델
VQFNP (RTD) 64 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상