제품 상세 정보

Configuration 2:1 SPDT Number of channels 2 Power supply voltage - single (V) 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 0.5 CON (typ) (pF) 55 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 0.001 Bandwidth (MHz) 100 Operating temperature range (°C) -40 to 85 Features Make-before-break, Powered-off protection Input/output continuous current (max) (mA) 200 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
Configuration 2:1 SPDT Number of channels 2 Power supply voltage - single (V) 1.8, 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 0.5 CON (typ) (pF) 55 ON-state leakage current (max) (µA) 0.15 Supply current (typ) (µA) 0.001 Bandwidth (MHz) 100 Operating temperature range (°C) -40 to 85 Features Make-before-break, Powered-off protection Input/output continuous current (max) (mA) 200 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
VSSOP (DGS) 10 14.7 mm² 3 x 4.9
  • Specified Make-Before-Break Switching
  • Low ON-State Resistance (1 )
  • Control Inputs Are 5.5-V Tolerant
  • Low Charge Injection
  • Excellent ON-State Resistance Matching
  • Low Total Harmonic Distortion (THD)
  • 1.65-V to 5.5-V Single-Supply Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Cell Phones
    • PDAs
    • Portable Instrumentation
    • Audio and Video Signal Routing
    • Low-Voltage Data Acquisition Systems
    • Communication Circuits
    • Modems
    • Hard Drives
    • Computer Peripherals
    • Wireless Terminals and Peripherals

  • Specified Make-Before-Break Switching
  • Low ON-State Resistance (1 )
  • Control Inputs Are 5.5-V Tolerant
  • Low Charge Injection
  • Excellent ON-State Resistance Matching
  • Low Total Harmonic Distortion (THD)
  • 1.65-V to 5.5-V Single-Supply Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Cell Phones
    • PDAs
    • Portable Instrumentation
    • Audio and Video Signal Routing
    • Low-Voltage Data Acquisition Systems
    • Communication Circuits
    • Modems
    • Hard Drives
    • Computer Peripherals
    • Wireless Terminals and Peripherals

The TS5A23160 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

The TS5A23160 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
6개 모두 보기
유형 직함 날짜
* Data sheet TS5A23160 datasheet (Rev. A) 2006/02/14
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022/06/02
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021/12/01
Application brief Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) PDF | HTML 2021/01/06
Application note Preventing Excess Power Consumption on Analog Switches 2008/07/03
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

인터페이스 어댑터

LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

사용 설명서: PDF
TI.com에서 구매 불가
패키지 CAD 기호, 풋프린트 및 3D 모델
VSSOP (DGS) 10 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상