PCM5102A
- Ultra Low Out-of-Band Noise
- Integrated High-Performance Audio PLL with BCK
Reference to Generate SCK Internally - Direct Line Level 2.1-VRMS Output
- No DC Blocking Capacitors Required
- Line Level Output Down to 1KΩ
- Intelligent Muting System; Soft Up or Down Ramp
and Analog Mute For 120-dB Mute SNR - Accepts 16-, 24-, and 32-Bit Audio Data
- PCM Data Formats: I2S, Left-Justified
- Automatic Power-Save Mode When LRCK And
BCK Are Deactivated - 1.8 V or 3.3 V Failsafe LVCMOS Digital Inputs
- Simple Configuration Using Hardware Pins
- Single-Supply Operation: 14
- 3.3 V Analog, 1.8 V or 3.3 V Digital
- Qualified in Accordance with AEC-Q100
The PCM510xA devices are a family of monolithic CMOS-integrated circuits that include a stereo digital-to-analog converter and additional support circuitry in a small TSSOP package. The PCM510xA devices use the latest generation of TIs advanced segment-DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter.
Using Directpath™ charge-pump technology, the PCM510xA devices provide 2.1-VRMS ground centered outputs, allowing designers to eliminate DC blocking capacitors on the output, as well as external muting circuits traditionally associated with single-supply line drivers.
The integrated line driver surpasses all other charge-pump based line drivers by supporting loads down to 1 kΩ per pin.
The integrated PLL on the device removes the requirement for a system clock (commonly known as master clock), allowing a 3-wire I2S connection and reducing system EMI.
Intelligent clock error and PowerSense undervoltage protection utilizes a two-level mute system for pop-free performance.
Compared with many conventional switched capacitor DAC architectures, the PCM510xA family offers up to 20 dB lower out-of-band noise, reducing EMI and aliasing in downstream amplifiers/ADCs, measured from the traditional 100-kHz OBN measurements to 3 MHz).
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | PCM510xA 2.1 VRMS, 112/106/100 dB Audio Stereo DAC with PLL and 32-bit, 384 kHz PCM Interface datasheet (Rev. C) | PDF | HTML | 2015年 5月 6日 |
Circuit design | Active-filtering circuit for audio DACs (Rev. A) | PDF | HTML | 2024年 9月 18日 | |
Circuit design | Auxiliary circuits for high-performance audio (Rev. A) | PDF | HTML | 2024年 9月 18日 | |
EVM User's guide | PCM510xEVM-U User Guide (Rev. C) | 2014年 10月 13日 | ||
Application note | A Low Noise, Low Distortion Design for Antialiasing and Anti-Imaging Filters | 2000年 9月 27日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PCM5102EVM-U — PCM5102 評估模組
The PCM5102EVM-U is a complete evaluation kit for use with a personal computer running the Microsoft Windows™ operating system. The necessary evaluation software can be found online at the PCM5102 Product Folder.
The PCM5102EVM is in the Texas Instruments (TI) EVM form factor, which allows direct (...)
PCM5XXX-DRIVERS — PCM5xxx DAC 系列 Linux 驅動程序支持
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
TSSOP (PW) | 20 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。