首頁 介面 二極體 ESD 防護二極體
首頁
介面
二極體
ESD 防護二極體

UC1611-SP

現行

適用航太的四 Schottky 二極體陣列

立即訂購
產品規格表

UC1611-SP

現行
產品規格表 立即訂購

產品詳細資料

Package name CDIP, LCCC Rating Space Operating temperature range (°C) -55 to 125
Package name CDIP, LCCC Rating Space Operating temperature range (°C) -55 to 125
CDIP (JG) 8 64.032 mm² 9.6 x 6.67 LCCC (FK) 20 79.0321 mm² 8.89 x 8.89
  • Matched, Four-Diode Monolithic Array
  • High Peak Current
  • Low-Cost MINIDIP Package
  • Low-Forward Voltage
  • Parallelable for Lower VF or Higher IF
  • Fast Recovery Time
  • Military Temperature Range Available
  • Matched, Four-Diode Monolithic Array
  • High Peak Current
  • Low-Cost MINIDIP Package
  • Low-Forward Voltage
  • Parallelable for Lower VF or Higher IF
  • Fast Recovery Time
  • Military Temperature Range Available

This four-diode array is designed for general purpose use as individual diodes or as a high-speed, high-current bridge. It is particularly useful on the outputs of high-speed power MOSFET drivers where Schottky diodes are needed to clamp any negative excursions caused by ringing on the driven line.These diodes are also ideally suited for use as voltage clamps when driving inductive loads such as relays and solenoids, and to provide a path for current free-wheeling in motor drive applications.The use of Schottky diode technology features high efficiency through lowered forward voltage drop and decreased reverse recovery time.This single monolithic chip is fabricated in both hermetic CERDIP and copper-eaded plastic packages. The UC1611 in ceramic is designed for -55°C to 125°C environments but with reduced peak current capability: while the UC3611 in plastic has higher current rating over a 0°C to 70°C ambient temperature range.

This four-diode array is designed for general purpose use as individual diodes or as a high-speed, high-current bridge. It is particularly useful on the outputs of high-speed power MOSFET drivers where Schottky diodes are needed to clamp any negative excursions caused by ringing on the driven line.These diodes are also ideally suited for use as voltage clamps when driving inductive loads such as relays and solenoids, and to provide a path for current free-wheeling in motor drive applications.The use of Schottky diode technology features high efficiency through lowered forward voltage drop and decreased reverse recovery time.This single monolithic chip is fabricated in both hermetic CERDIP and copper-eaded plastic packages. The UC1611 in ceramic is designed for -55°C to 125°C environments but with reduced peak current capability: while the UC3611 in plastic has higher current rating over a 0°C to 70°C ambient temperature range.
filter 尋找其它 ESD 防護二極體
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet Quad Schottky Diode Array datasheet (Rev. A) 2001年 5月 15日
* SMD UC1611-SP SMD 5962-90538 2016年 7月 8日
Application brief DLA Approved Optimizations for QML Products (Rev. A) PDF | HTML 2024年 6月 5日
Selection guide TI Space Products (Rev. J) 2024年 2月 12日
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 2023年 8月 31日
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 2022年 11月 17日
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022年 10月 19日
Application note ESD Packaging and Layout Guide (Rev. B) PDF | HTML 2022年 8月 18日
User guide Generic ESD Evaluation Module User's Guide (Rev. A) PDF | HTML 2021年 9月 27日
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 2020年 8月 21日
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 2020年 5月 18日
E-book Radiation Handbook for Electronics (Rev. A) 2019年 5月 21日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ESDEVM — ESD 評估模組

靜電敏感裝置 (ESD) 評估模組 (EVM) 是我們大多數 ESD 產品組合的開發平台。此電路板配備所有傳統 ESD 元件封裝，可測試任意數量的裝置。裝置可以焊接到其相應的元件封裝上，然後進行測試。對於一般高速 ESD 二極體，會實作阻抗控制的配置以取得 S 參數並取消內嵌電路板軌跡。對於非高速 ESD 二極體，其元件封裝會包含連接至測試點的軌跡，讓您輕鬆執行 DC 測試，例如崩潰電壓、保持電壓、洩漏等。電路板配置也可以透過將訊號針腳短路到訊號所在的任何地方，讓任何裝置針腳都能輕鬆地連接到電源 (VCC) 或接地。
使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
CDIP (JG) 8 Ultra Librarian
LCCC (FK) 20 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片