SLVUBG5A June 2018 – September 2021 ESD122 , ESD204 , ESD401 , SN65220 , SN65240 , TPD1E01B04 , TPD1E04U04 , TPD1E05U06 , TPD1E10B06 , TPD1E10B06-Q1 , TPD1E10B09 , TPD1E10B09-Q1 , TPD2E001 , TPD2E001-Q1 , TPD2E009 , TPD2E1B06 , TPD2E2U06-Q1 , TPD2EUSB30 , TPD2S017 , TPD4E001-Q1 , TPD4E004 , TPD4E02B04 , TPD4E05U06 , TPD4E05U06-Q1 , TPD4E101 , TPD4E1B06 , TPD4E1U06 , TPD4E6B06 , TPD5E003 , TPD6E001 , TPD6E004 , TPD6E05U06 , TPD8E003 , TPD8S009 , TVS2200 , UC1611-SP , UC2610 , UC3610 , UC3611 , UC3611M
All trademarks are the property of their respective owners.
Texas Instrument's ESDEVM evaluation module allows the evaluation of most of TI's ESD portfolio. The board comes with all traditional ESD footprints in order to be able to test any number of devices. Devices that need to be tested can be soldered onto their respect footprint and then tested. For the typical high speed ESD devices, an impedance controlled layout is implemented to be able to take the S-parameter and de-embed the board trace. For the non-high speed ESD diodes, footprints with traces going to test points are provided to easily run DC tests such as breakdown voltage, holding voltage, leakage, and so forth. The board layout also makes it easy to connect any of the device's pins to either power (VCC) or ground by shorting the signal pin to which every the signal is. This board allows the testing of all of these typical ESD diode footprints:
DYA (SOD-523)
More information about TI's packages
IEC61000-4-2 has 4 classes of protection levels. Classes 1 – 4 are shown in Table 2-1. Stress tests should be incrementally tested to level 4 as shown in Table 2-2 until the point of failure. If the DUT does not fail at 8 kV, testing can continue in 2 kV increments until failure.
Contact Discharge | Air Discharge | ||
---|---|---|---|
Class | Test Voltage [± kV] | Class | Test Voltage [± kV] |
1 | 2 | 1 | 2 |
2 | 4 | 2 | 4 |
3 | 6 | 3 | 8 |
4 | 8 | 4 | 15 |
Stress Level Step | Simulator Voltage [kV] | Ipeak ±15% [A] | Rise Time ±25% [nS] | Current at 30ns ±30% [A] | Current at 60ns ±30% [A] |
---|---|---|---|---|---|
1 | 2 | 7.5 | 0.8 | 4 | 2 |
2 | 4 | 15 | 0.8 | 8 | 4 |
3 | 6 | 22.5 | 0.8 | 12 | 6 |
4 | 8 | 30 | 0.8 | 16 | 8 |
The top half of the ESDEVM allows signal analysis of ESD diodes. SMA connectors J9 and J10, allow the S-parameter to be taken by vector network analyzer for the DPY (0402), DPL (0201) packages. Also, J16 and J17 can be used to calibrate out the board parasitics to get a more accurate frequency response for the device connected. In order to get results for a particular device only one footprint should be populated at a time. Also for the 4 channel DQA package SMA connectors are provided.