>> Semiconductor Home > Products > Analog and Mixed Signal > Clocks and Timers > Clock Distribution Circuits Overview >

Resources  PC100 ComplianceGray Rule

> Clocks and Timers Products
> New Product Development
> Application Resources
> Document Search
> Development Tools
> IBIS Simulation Models
> PC100 Compliance
> TI Speeds Personal
   Computer Memory
   Architecture

  
The PC100 standard, initiated by Intel Corp. to support next-generation PC systems, established parameters for the next-generation memory bus operating at 100MHz in 1997. Texas Instruments (TI) supports a line of Clock Distribution Circuit (CDC) products that fulfills PC100 clocking requirements.

This page contains several tools to help select and design your PC100 system. The application image below contains links to all necessary components of a PC100 compliant design - memory, clock distribuition circuits (CDCs) and logic. A Clocking solutions table highlights TI-recommended devices and contains links to all relevant data sheets.

Downloadable IBIS models are also available.


Click on device(s) for more information or data sheets.

Clock Distribution Circuits Solutions
Memory Density
Spread Spectrum compatible device
Option 2
64 or 128M CDC2509A
CDC2509B
CDC2509
256 or 512M CDC2510A
CDC2510B
CDC2510

Please contact our Product Information Center at (972) 644-5580 for more information.