This reference design features two LMG352XR0X0 650-V GaN FETs with an integrated driver and protection in a half-bridge configuration with all the required bias circuit and logic or power level shifting. Power stage, gate-driving, high-frequency current loops are fully enclosed on the board to minimize power loop parasitic inductance for reducing voltage overshoot and improving performance. This design is configured for a socket style external connection for easy interface with external power stages to run the LMG352XR0X0 in various applications.
Features
- Open loop design to evaluate performance of LMG352XR030
- Cycle-by-cycle overcurrent and latched short-circuit protection
- Sized to meet higher power density
- Input voltage operates up to 650 V
- Self-protection from internal overtemperature and under voltage lockout (UVLO) monitoring