AFE7920EVM user's guide is available. Request now
AFE7920EVM
AFE7920 evaluation module for four-transmit four-receive two-feedback-path RF-sampling transceiver
AFE7920EVM
Overview
The AFE7920 evaluation module (EVM) is an RF-sampling transceiver platform that can be configured to support up to four-transmit four-receive plus two-feedback (4T4R + 2FB) channels simultaneously.
The board evaluates the AFE7920 device, which is a quad-channel RF-sampling analog front end (AFE) with 14-bit 12-GSPS digital-to-analog converters (DACs), 14-bit 3-GSPS analog-to-digital converters (ADCs), and on-chip integrated phase-locked loop (PLL) and voltage-controlled oscillator (VCO) for high-frequency clock generation for DACs and ADCs.
AFE7920EVM has options to use dual digital up converters and down converters in each channel to synthesize and digitize multiple wideband signals with high dynamic range simultaneously. On-chip integrated digital step attenuator (DSA) for the receiver channels and DSA functionality for the transmitter channels is supported. Eight JESD204B/C-compatible serializer/deserializer (SerDes) transceivers running up to 29.5 Gbps can be used for providing inputs and outputs to/from the AFE7920 device through the onboard FPGA mezzanine card (FMC) connector.
AFE7920EVM includes the LMK04828 clock generator for providing a reference signal to the AFE on-chip PLL and for generating the required system-reference (SYSREF) signals for the JESD204B/C protocol. Also included is the option for providing an low-phase-noise external clocking solution.
AFE7920EVM implements an efficient low-dropout (LDO)-less power-management solution using only DC-DC converters for the required power rails. The design interfaces with our pattern/capture card solution (TSW14J56EVM or TSW14J57EVM) (sold separately), as well as many FPGA development kits.
Features
- Allows evaluation of 4T4R + 2FB RF-sampling AFE7920 solutions
- JESD204B/C data interface to simplify digital interface; compliant up to 29.5-Gbps lane rates
- Supports JESD204B/C for synchronization and compatibility
- Option for DC-DC-based LDO-less power-management solution
- Onboard clocking solution supported with LMK04828 and for generating SYSREF
- On-chip interpolation/decimation filter inputs/outputs sample data at reduced sample rates and improved SNR
- AFE7920 evaluation module
- USB cable
- Power cable
RF-sampling transceivers
Clock jitter cleaners
Get started
- Review project scope and specifications with TI sales and product experts. Request design resources
- Order AFE7920EVM and a data capture/pattern generator card: TSW14J56EVM or TSW14J57EVM
- Review the user's guide and determine the appropriate power supply
- Download and install high-speed data converter pro software (DATACONVERTERPRO-SW) with GUI to start evaluation and testing
Order & start development
DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.20
DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.20
Products
High-speed DACs (>10 MSPS)
Transmitters
High-speed ADCs (≥10 MSPS)
Ultrasound AFEs
Hardware development
Evaluation board
Release Infomation
The design resource accessed as www.ti.com/lit/zip/slwc107 or www.ti.com/lit/xx/slwc107w/slwc107w.zip has been migrated to a new user experience at www.ti.com/tool/download/SLWC107. Please update any bookmarks accordingly.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
User guide | AFE79xx SPI Bringup Guide With Xilinx FPGAs (Rev. A) | PDF | HTML | 05 May 2024 | |
Certificate | AFE7920EVM EU Declaration of Conformity (DoC) | 04 Dec 2019 |
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.